180 degree phase shifter bit

A 180.degree. phase shifter bit operable independently of input signal frequency over a predetermined bandwidth of interest to produce a 180.degree. phase shifted RF output signal, comprising:

• (a) an RF input terminal;
• (b) an RF output terminal;
• (c) a coupled line segment of two coupled lines having a coupling of -51/2 db and a characteristic impedance of 40 ohms with opposed ends of each line of the coupled line segment being connected respectively to the RF input signal and the RF output signal with the other end of each line being grounded;
• (d) a pi network transmission line segment having a central line portion having opposed ends from which extend grounded line portions and the opposed ends of the central line portion are respectively connected to the RF input terminal and the RF output terminal;
• (e) a first input FET having a gate, a source and a drain, the first input FET connecting the RF input terminal to the coupled line segment, the gate of the first input FET being connected to a bias port, one of the drain and the source of the first input FET being connected to the RF input terminal, and the other of the drain and the source of the first input FET being connected to the coupled line segment;
• (f) a second input FET having a gate, a source and a drain, the second input FET connecting the RF input terminal to the pi network segment, the gate of the second input FET being connected to a bias port, one of the drain and the source of the second input FET being connected to the RF input terminal and the other of the drain and the source of the second input FET being connected to the pi network segment;
• (g) a first output FET having a gate, a source and a drain, the first output FET connecting the RF output terminal to the coupled line segment, the gate of the first output FET being connected to a bias port, one of the drain and the source of the first output FET being connected to the RF output terminal, and the other of the drain and the source of the first output FET being connected to the coupled line segment;
• and
• (h) a second output FET having a gate, a source and drain, the second output FET connecting the RF output terminal to the pi network segment, the gate of the second output FET being connected to a bias port, one of the drain and the source of the second output FET being connected to the RF output terminal, and the other of the drain and the source of the second output FET being connected to the pin network segment;
• wherein a first bias voltage is applied to the bias ports of the first input FET and the first output FET, and a second bias voltage is applied to the bias ports of the second input FET and the second output FET such that the RF input signal is switched through one of the pi network segment and the coupled line segment by selected appropriate first bias voltage values and second bias voltage values and further wherein the input FETs and the output FETs have a capacitance such that a portion of the RF input signal will travel through one of the pi network segment and the coupled line segment when the RF input signal is switched through the other of the pi network segment and the coupled line segment.