Loading patent…
AssigneeIntel Corporation
InventorJay J. Sturges
Estimating the term…
A method in which the boundary-scan circuitry of a boundary-scan chain is placed in a first condition in which each bit of a series of bits will traverse a path through an equipment identification register if one exists or will require one clock to traverse each device in the boundary-scan chain in which no complete identification register exists. A first recognizable series of bits is sent through the chain and the beginning of the series of bits is detected at the output of the chain while a count is kept at the output to determine the number of individual boundary-scan circuits in the chain. The count is incremented by one for each identification register traversed or for each circuit which has no such complete register. The boundary-scan chain is then placed in a second condition in which each bit of a series of bits will traverse the instruction registers of the individual boundary-scan circuits in the boundary-scan chain, and a second recognizable series of bits is sent through the chain and counted until the a detectable portion of the second series of bits appears at the output of the boundary-scan chain. This count indicates the total number of bits in the instruction registers in the chain.
A method for determining the number of individual integrated circuit computer chips or the like in a boundary-scan test chain and the length of the chain comprising the steps of placing the controller of each individual boundary-scan circuit in the chain in a state in which a series of bits will traverse a path through an equipment identification register in each individual boundary-scan circuit, sending a first recognizable series of bits through the chain, counting at the output of the chain as one each bit which indicates that an individual boundary-scan circuit has no identification number and each series of bits which indicates an identification number, comparing each series of bits which indicates an identification number with a first portion of the first recognizable series of bits, and ceasing the count when the beginning of the first recognizable series of bits is detected at the output of the chain.
A method for determining the number of individual integrated circuit computer chips or the like in a boundary-scan test chain and the length of the chain comprising the steps of placing the controller of each individual boundary-scan circuit in the chain in a state in which a series of bits will traverse a path through an equipment identification register in each individual boundary-scan circuit, sending a series of bits through the chain beginning with eight ones in sequence followed by twenty-four zeroes, counting at the output of the chain as one each zero-valued bit not in a sequence of twelve bits prefaced by a one-valued bit and each series of twelve bits which is prefaced by a one-valued bit, comparing each series of twelve bits which is prefaced by a one-valued bit with the first twelve bits of the series of bits, and ceasing the count when a series of twelve bits at the output compares with the first twelve bits of the series of bits.
Dependencies are inferred from the claim text.