Method of fabricating a semiconductor device having miniaturized contact electrode and wiring structure
AssigneeKabushiki Kaisha Toshiba
InventorsHideki Shibata, Naoki Ikeda
Life of this patent
Estimating the term…
Loading patent…
AssigneeKabushiki Kaisha Toshiba
InventorsHideki Shibata, Naoki Ikeda
Estimating the term…
A contact hole in a diffusion region is narrowed by a buffer layer formed at about the middle of an interlayer insulating film in its thickness direction. This buffer layer serves as effective alignment tolerances to the diffusion region and a contact electrode at the time of forming the contact hole. The structure having a wiring conductor filled in the contact hole and having the contact electrode formed on this wiring conductor can assure a highly reliable contact. Forming a buffer layer as a sidewall on this contact electrode and a first wiring layer formed on the same layer can assure an effective alignment tolerance to the first wiring layer at the time of forming a via hole. Filling a wiring conductor in the via hole can eliminate the need for any contact tolerance for a second wiring layer to be formed on this wiring conductor. Accordingly, the individual contact tolerances can be assured by self-alignment.
A method of fabricating a semiconductor having a miniaturized contact electrode and wiring structure, comprising the steps of:
A method of fabricating a semiconductor having a miniaturized contact electrode and wiring structure, comprising the steps of:
Dependencies are inferred from the claim text.