Circuit for providing digital data having high clarity in a digital signal receiver
AssigneeFujitsu Limited
InventorsHisato Kawano, Takashi Tabu, Shigeru Sekine, Masaki Kira
Life of this patent
Estimating the term…
Loading patent…
AssigneeFujitsu Limited
InventorsHisato Kawano, Takashi Tabu, Shigeru Sekine, Masaki Kira
Estimating the term…
In the present invention, input data are extracted by a clock and compared with the previous input data. A cyclic counter is provided for cyclically counting clock signals in each noise erasure time period (the maximum retaining time of a signal referred to as noise). When a change is detected in input data, the counter value is stored. When the input data indicate no changes, the counter value and the stored counter value are compared. If a non-coincident result is outputted, it indicates that the noise erasure time has not passed since the input data indicated a change. Therefore, the input data are not outputted. If a coincident result is outputted, it indicates that the cyclic counter counted one cycle. That is, the noise erasure time has passed. Therefore, the input data are outputted since the input data are not recognized as noise.
An apparatus for providing output data having high clarity based on previous data and at least one time-series digital input signal within a time period, comprising:
An apparatus for providing output data having high clarity based on previous data and time-series digital input signals within a time period, comprising:
Dependencies are inferred from the claim text.