Data processor implementing a two's complement addressing technique

A method for storing programs and data information in a computer, having an electronic memory containing a plurality of memory locations, said memory locations having corresponding addresses, said electronic memory including a supervisor area usable only by a supervisor and a user area usable by a supervisor or a user, said electronic memory having an initial number of addressable memory locations, the method comprising the steps of:

• storing a first group of said programs and data information in a first portion of said electronic memory by providing an address to said electronic memory, each of said addresses being an address which is signed, said first portion of said electronic memory being a supervisor area, the addresses for said first portion of said electronic memory having a predetermined bit in a first state;
• storing a second group of programs and data information in a second portion of said electronic memory by providing an address to said electronic memory, each of said addresses being an address which is signed, said second portion of said electronic memory being a user area, the addresses for said second portion of said electronic memory having said predetermined bit in a second state;
• and
• extending said user area of said electronic memory and said supervisor area of said electronic memory by providing additional memory locations for said user area and providing additional memory locations for said supervisor area to produce an extended user area and an extended supervisor area, without splitting said user area and without splitting said supervisor area, the addresses for said user area, after said extending, being contiguous addresses and including all addresses which were in said user area before said extending and the addresses for said supervisor area, after said extending, being contiguous addresses and including all the addresses which were in said supervisor area before said extending.

Apparatus for storing programs and data information in a computer, having an electronic memory containing a plurality of memory locations, said memory locations having corresponding addresses, said electronic memory including a supervisor area usable only by a supervisor and a user area usable by a supervisor or a user, said electronic memory having an initial number of addressable memory locations, the apparatus comprising:

• means for storing a first group of said programs and data information in a first portion said electronic memory by providing an address to said electronic memory, each of said addresses being and address which is signed, said first portion of said electronic memory being a supervisor area, the addresses for said first portion of said electronic memory having a predetermined bit in a first state;
• means for storing a second group or programs and data information in a second portion of said electronic memory by providing an address to said electronic memory, each of said addresses being an address which is signed, said second portion of said electronic memory being a user area, the addresses for second portion of said electronic memory having said predetermined bit in a second state;
• and
• means for extending said user area of said electronic memory and said supervisor area of said electronic memory by providing additional memory locations for said user area and providing additional memory locations for said supervisor area to produce an extended user and an extended supervisor area, without splitting said user area and without splitting said supervisor area, the addresses for said user, after said extending, being contiguous addresses and including all addresses and including all addresses which were in said user area before said extending and the addresses for said supervisor area, after extending, being contiguous addresses and including all the addresses which were in said supervisor area before said extending.

In a data processor unit having an instruction execution unit and a decoding unit for decoding instructions, and a memory containing a plurality of memory locations, each location having an address, each address having a maximum bit length, a method comprising the steps of:

• sequentially providing a first plurality of addresses to said memory, at least a first of said first plurality of addresses having a predetermined number of bits less than said maximum bit length, each of said first plurality of addresses being an address which is signed;
• receiving at least said first address in a signed extending means, said first address having a bit length which is less than said maximum bit length;
• extending said first address, in said sign extending means, into an extended address having a bit length equal to said maximum bit length, wherein the least significant bits of said extended address are identical to said first address;
• and
• accessing data stored in said memory using memory addresses selected from the group consisting of signed binary numbers, at least first of said numbers being the two's compliment of a second of said numbers, said memory addresses including at least said extended address.