Variable-delay circuit
AssigneeBull SAS
InventorsRoland Marbot, Andrew Cofler, Michel Combes, Jean-Claude Lebihan, Reza Nezamzadeh-Moosavi
Life of this patent
Estimating the term…
Abstract
A variable delay circuit including a fixed delay circuit (D1) furnishing a signal (e.sub.1) that is delayed with respect to the input signal (e.sub.0). A combination circuit (C) furnishes a combination signal (f.sub.K) resulting from the superposition, with weighting and an integral effect of the input (e.sub.0) and delayed (e.sub.1) signals. The assembly is dimensioned such that the fixed delay (T) is less than the transition time that the combination signal (f.sub.K) has when only the input signal (e.sub.0) is applied.
Claims11
A delay circuit for furnishing an output signal (s.sub.K) having a delay (.THETA.) with respect to a logical input signal (e.sub.0), said delay (.THETA.) being adjustable as a function of a set-point delay (CN), said circuit being characterized in that it includes a fixed delay circuit (D1) receiving said input signal (e.sub.0) and furnishing a delayed signal (e.sub.1) having a fixed delay (T) with respect to the input signal (e.sub.0), and a combination circuit (C) with two inputs (X, Y) receiving said input signal (e.sub.0) and said delayed signal (e.sub.1), respectively, and including a control input (CD) receiving a control variable (K) representing said set point, said combination circuit being designed in such a way as to furnish at its output a combination signal (f.sub.K) resulting from the superposition with weighing and an integral effect of the signals applied to its inputs (X, Y), said weighing consisting in assigning two weighing coefficients associated respectively with the input signal (e.sub.0) and the delayed signal (e.sub.1), whose values are a function of said control variable (K);
- and that said combination circuit (C) or said fixed delay circuit (D1) are dimensioned such that said fixed delay (T) is less than the transition time (t.sub.m) that the combination signal (f.sub.K) has when the combination circuit (C) receives only the input signal (e.sub.0), and further wherein said combination circuit (C) includes a first and a second current source (S0, S1), respectively furnishing currents (I0, I1) that are proportional to said weighing coefficients;
- that said current sources (S0, S1) are connected to a terminal of a common impedance (Z) by way of two switch means (Q0, Q1), respectively, which are controlled by the input signal (e.sub.0) and the delayed signal (e.sub.1), respectively, the potential (V) of said terminal constituting the measurement of said combination signal (f.sub.K).
A delay circuit for furnishing an output signal (s.sub.K) having a delay (.THETA.) with respect to a logical input signal (e.sub.0), said delay (.THETA.) being adjustable as a function of a set-point delay (CN), said circuit being characterized in that it includes a fixed delay circuit (D1) receiving said input signal (e.sub.0) and furnishing a delayed signal (e.sub.1) having a fixed delay (T) with respect to the input signal (e.sub.0), and a combination circuit (C) with two inputs (X, Y) receiving said input signal (e.sub.0)) and said delayed signal (e.sub.1), respectively, and including a control input (CD) receiving a control variable (K) representing said set point, said combination circuit being designed in such a way as to furnish at its output a combination signal (f.sub.K) resulting form the superposition with weighing and an integral effect of the signals applied to its inputs (X, Y), said weighing consisting in assigning two weighing coefficients associated respectively with the input signal (e.sub.0) and the delayed signal (e.sub.1), whose values are a function of said control variable (K);
- and that said combination circuit (C) or said fixed delay circuit (D1) are dimensioned such that said fixed delay (T) is less than the transition time (t.sub.m) that the combination signal (f.sub.K) has when the combination circuit (C) receives only the input signal (e.sub.0), wherein the sum of the two weighing coefficients is constant, and further wherein said combination circuit (C) includes a first and second charging and discharging module (U0, U1), of a common line (L), which are controlled respectively by said input signal (e.sub.0) and said delayed signal (e.sub.1), the potential of said common line (L) constituting the measurement of said combination signal (f.sub.K);
- that each module (U0, U1) includes a discharging circuit (DC) and a charging circuit (PC) each including switch means (P0, N0, P1, N1) controlling the connection between said common line (L) and a first and a second respective supply potential (Vss, Vdd) by way of a variable resistor (R0, R0*, R1, R1*), the variable resistor (R0, R0*, R1, R1*) of the charging and discharging circuits (DC, PC) of each module (U0, U1) being controlled in such a way as to assume a value that is inversely proportional to the weighing coefficient of the associated signal (e.sub.0, e.sub.1);
- and that the switch means (P0, N0, P1, N1) of the discharging circuit (DC) and the charging circuit (PC) of each module (U0, U1) are activated by a first and a second voltage level, respectively, of the associated signal (e.sub.0, e.sub.1).
Dependencies are inferred from the claim text.