Microcontroller peripheral expansion bus for access to internal special function registers
AssigneeIntel Corporation
InventorsRobert Wickersheim, Hamed H. Amini
Life of this patent
Estimating the term…
Abstract
A microcontroller with the capability of allowing a user to expand the capabilities of the controller such that the added functionality performs as if the controller were designed with that added functionality onboard. This capability is implemented by providing at the pinouts of the controller access to a special function register area onboard the controller, as well as certain internal control signals. Each peripheral controller which is desired to be interfaced with the microcontroller must have a special address decoding block added. By use of the present invention, a microcontroller can be customized to a user's specifications without the costs associated with a custom designed chip.
Claims4
An integrated circuit microcontroller having an internal bus, an arithmetic logical unit for manipulating data on said internal bus, a special function register area which includes an addressing space for accessing certain registers on board the microcontroller used by the arithmetic logical unit, and timing and control logic for generating timing and control signals necessary for the operation of the microcontroller based upon a microcontroller instruction to be executed by said microcontroller, said microcontroller adapted to provide access to said special function register area and certain of said timing and control signals by a peripheral cell external to the microcontroller wherein at least one register in said special function register area is assigned to said peripheral cell such that each of said at least one registers has a unique address, said microcontroller comprising:
- a) a plurality of buffer means, each coupled to a corresponding set of input/output pins and to said internal bus, each of said sets of input/output pins for coupling to said peripheral cell, each of said buffer means for transferring address information and data information from said at least one assigned register in said special function register area using said unique address to its said corresponding set of input/output pins, and for transferring address information and data information to said at least one assigned register in said special function register area using said unique address from said corresponding set of input/output pins;
- and
- b) control logic means coupled to said internal bus and to a set of control pins for coupling to said peripheral cell for receiving a first set of control and timing signals generated by said timing and control logic, generating a second set of control and timing signals corresponding to said first set of control and timing signals, and transferring said second set of control and timing signals to said control pins;
- c) wherein said set of control pins and said set of input/output pins are in parallel with each other.
Dependencies are inferred from the claim text.