Back to results
US 5,317,212 AGranted
Dynamic control of configurable logic
OwnerSven E. Wahlstrominventor
Life of this patent
Estimating the term…
Abstract
A method and device for performing logic functions. A logic array (1) is controlled by a plurality of DRAM cells (101). The DRAM cells are, in preferred embodiments, loaded in a serial fashion with a shift register (1205). Refresh according to one aspect of the invention utilizes a shift register (1201) with a circulating "0." A charge pump circuit, voltage boost circuit, and a variety of memory cell/logic array configurations are also disclosed.
Claims17
Programmable logic in an integrated circuit comprising:
- logic means for outputting signals representative of logical functions of inputs to said integrated circuit;
- means for inputting data to an array of capacitance means for storage of selected voltage levels thereon, said data representative of a desired logic function;
- means for refreshing selected voltages in said array of capacitance means, each of said capacitance means comprising a control voltage node coupled to said logic means;
- and
- means for reading out data from said control node while refreshing said selected voltages in said array of capacitance means, whereby logic functions may be performed with said logic means when said capacitance means are being refreshed.
2 more elements
Dependencies are inferred from the claim text.