Error correction method and apparatus thereof
AssigneeSamsung Electronics Co., Ltd.
InventorsMan-young Lee, Hak-song Park, Young-cheol Kim, Tae-yong Kim, Yong-jin Choi, Jae-moon Kim
Life of this patent
Estimating the term…
Loading patent…
AssigneeSamsung Electronics Co., Ltd.
InventorsMan-young Lee, Hak-song Park, Young-cheol Kim, Tae-yong Kim, Yong-jin Choi, Jae-moon Kim
Estimating the term…
An error correction method and apparatus for correcting multiple errors in received digital data word signals calculates syndromes S.sub.0, S.sub.1, S.sub.2 and S.sub.3 from a block of n received data words and a parity check matrix H. First coefficients .sigma..sub.1 and .sigma..sub.2 are calculated from the derived syndromes and a second coefficient K is calculated from the first coefficients .sigma..sub.1 and .sigma..sub.2. An error location value x.sub.1 is calculated from the second coefficient K, actual error location values X.sub.1 and X.sub.2 are calculated from the value x.sub.1, and error values Y.sub.1 and Y.sub.2 are calculated from the actual error location values X.sub.1 and X.sub.2. The received data words are then corrected by applying the calculated error values Y.sub.1 and Y.sub.2. The error location value x.sub.1 calculator is preferably constituted by logic gates which enable the apparatus to be smaller and faster than those using a conventional ROM table.
An error correction method for correcting errors in received digital data signals, comprising the steps of:
An error correction apparatus for correcting errors in received digital data signals, comprising:
Dependencies are inferred from the claim text.