Packaging construction for semiconductor wafers
AssigneeTRW Inc.
InventorRobert Smolley
Life of this patent
Estimating the term…
Loading patent…
AssigneeTRW Inc.
InventorRobert Smolley
Estimating the term…
The present invention resides in a packaging construction for removably mounting and interconnecting semiconductor wafers with minimized interconnection lead lengths between the wafers and with a high packing density. The wafer packaging construction includes a multilayer printed circuit board, an insulating board interposed between each wafer and the circuit board and upper and lower housing sections. Electrical connections between contact areas on each semiconductor wafer and the multilayer circuit board are established by compressing the housing sections together, thus compressing wadded-wire connector elements positioned in openings of the insulating boards against the wafer contact areas and the multilayer circuit board contact areas. The novel construction of the invention eliminates the need for soldering, removes the interconnect inductance of the fine wires used in conventional packaging constructions, dramatically increases the number of wafers that can be mounted on a single multilayer circuit board, and substantially reduces signal propagation time between circuits.
A semiconductor wafer packaging construction, comprising:
Dependencies are inferred from the claim text.