Back to results
US 5,315,176 AGranted
Differential ECL circuit
AssigneeNorthern Telecom Limited
InventorPetre Popescu
Life of this patent
Estimating the term…
Abstract
A differential ECL (emitter coupled logic) circuit, with differential inputs and output and no series gates, comprises a plurality of transistor pairs. The differential ECL circuit can operate at high speed as there are no series gates and its noise margin is large because of differential operation. The differential circuit can be implemented into various logic circuits such as XOR (exclusive OR)/NXOR, OR/NOR, AND/NAND.
Claims3
A differential ECL circuit comprising:
- first, second, third and forth transistor pairs, each comprising first and second transistors whose emitters are connected to each other;
- first, second, third and forth constant current sources, each being connected between the connected emitters of each respective transistor pair and a first potential terminal;
- four load resistors connected between the first and second transistors' collectors of the first and forth transistor pairs and a second potential terminal;
- the first and second transistors' collectors of the second transistor pair being connected to the second and first transistor's collectors of the first transistor pair, respectively;
- the first and second transistors' collectors of the third transistor pair being connected to the second and first transistor's collectors of the forth transistor pair, respectively;
- means for providing a first differential input signal between the bases of the first and second transistors of the first transistor pair and between the bases of the first and second transistors of the forth transistor pair;
- means for providing a second differential input signal between the bases of the second and first transistors of the second transistor pair and between the bases of the first and second transistors of the third transistor pair;
- and
- first, second, third and fourth emitter follower transistors, the emitters of the first and second emitter follower transistors being connected to the first potential terminal through a first emitter resistor, the emitters of the third and forth emitter follower transistors being connected to the first potential terminal through a second emitter resistor, the bases of the first and second emitter follower transistors being connected to the first and second transistors' collectors of the first transistor pair, respectively, and the bases of the third and fourth emitter follower transistors being connected to the first and second transistors' collectors of the fourth transistor pair, respectively,
- whereby a differential output signal of an XOR or non-XOR logic based on the first and second differential input signals is provided across the first and second emitter resistors.
7 more elements
A differential ECL circuit comprising:
- first, second and third transistor pairs, each comprising first and second transistors whose emitters are connected to each other;
- first, second and third constant current sources, each being connected between the connected emitters of each respective transistor pair and a first potential terminal;
- four load resistors connected between the first and second transistors' collectors of the first and third transistor pairs and a second potential terminal;
- the first and second transitors' collectors of the second transistor pair being connected to the second transistor's collector of the third transistor pair and to the first transistor's collector of the first transistor pair, respectively;
- means for providing a first differential input signal between the bases of the first and second transistors of the first transistor pair;
- means for providing a second differential input signal between the bases of the second and first transistors of the second transistor pair and between the bases of the second and first transistors of the third transistor pair;
- and
- first, second, third and fourth emitter follower transistors, the emitters of the first and fourth emitter follower transistors being connected to the first potential terminal through a first emitter resistor and the emitters of the second and third emitter follower transistors being connected to the first potential terminal through a second emitter resistor, the bases of the first and second emitter follower transistors being connected to the first and second transistor's collectors of the first transistor pair, respectively, and the bases of the third and fourth emitter follower transistors being connected to the first and second transistor's collectors of the third transistor pair, respectively,
- whereby a differential output signal of an OR or NOR logic based on the first and second differential input signals is provided across the first and second emitter resistors.
6 more elements
A differential ECL circuit comprising:
- first, second and third transistor pairs, each comprising first and second transistors whose emitters are connected to each other;
- first, second and third constant current sources, each being connected between the connected emitters of each respective transistor pair and a first potential terminal;
- four load resistors connected between the first and second transistors' collectors of the first and third transistor pairs and a second potential terminal;
- the first and second transistors' collectors of the second transistor pair being connected to the second transistor's collector of the third transistor pair and to the first transistor's collector of the first transistor pair, respectively;
- means for providing a first differential input signal between the bases of the second and first transistors of the first transistor pair;
- means for providing a second differential input signal between the bases of the first and second transistors of the second transistor pair and between the bases of the first and second transistors of the third transistor pair;
- and
- first, second, third and fourth emitter follower transistors, the emitters of the first and fourth emitter follower transistors being connected to the first potential terminal through a first emitter resistor, the emitters of the second and third emitter follower transistors being connected to the first potential terminal through a second emitter resistor, the bases of the first and second emitter follower transistors being connected to the first and second transistors' collectors of the first transistor pair, respectively, and the bases of the third and fourth emitter follower transistors being connected to the first and second transistors' collectors of the third transistor pair, respectively,
- whereby a differential output signal of an AND or NAND logic based on the first and second differential input signals is provided across the first and second emitter resistors.
6 more elements
Dependencies are inferred from the claim text.