Back to results
US 5,315,164 AGranted
Adaptive clock duty cycle controller
AssigneeNEC Corporation Of America
InventorRobert S. Broughton
Life of this patent
Estimating the term…
Loading patent…
Loading patent…
AssigneeNEC Corporation Of America
InventorRobert S. Broughton
Estimating the term…
An adaptive clock duty cycle controller which generates a dc error signal that is supplied to a logic device, such as a logic inverter or a logic buffer, which outputs a specified duty cycle clock signal. The output of the logic device is supplied to a positive peak detector, a negative peak detector and an average signal level detector. The output of the positive peak detector and the negative peak detector are supplied to a mid-peak generating circuit which generates a signal for setting and maintaining the desired duty cycle. The signal output by the average signal level detector represents the average value of the output of the logic device. The signal output by the mid-peak generating circuit is compared with the signal output by the average signal level detector by an operational amplifier. The output of the operational amplifier represents the error signal which is supplied back to the input of the logic device to control the output of the logic device to the desired duty cycle.
A duty cycle controller for maintaining a predetermined duty cycle, said duty cycle controller comprising:
A duty cycle controller for maintaining a predetermined duty cycle, said duty cycle controller comprising:
A duty cycle controller for maintaining a predetermined duty cycle, said duty cycle controller comprising:
A duty cycle controller for maintaining a predetermined duty cycle, said duty cycle controller comprising:
Dependencies are inferred from the claim text.