Address transition detecting circuit
AssigneeOki Electric Industry Co., Ltd.
InventorNoritsugu Matsubishi
Life of this patent
Estimating the term…
Abstract
An address transition detecting circuit which couples to a word line and an address signal line, which address signal line receives an address signal, is disclosed. The address transition detecting circuit has a word line control circuit and an address signal input circuit. The word line control circuit couples to the word line and discharges the word line. The address signal input circuit couples to the word line, the address signal line and the word line control circuit and stores an address data in response to the address signal. The address signal input circuit outputs an address transition signal to the word line in response to the address signal and the stored address data.
Claims10
An address transition detecting circuit coupled to a word line and a pair of address signal lines which receives a pair of complementary address signals comprising:
- a word line control circuit coupled to the word line for discharging the word line;
- an address data storing circuit coupled to the word line and the pair of address signal lines for storing an address data in response to the address signals;
- and
- a comparing circuit coupled to the pair of address signal lines, the word line and the address data storing circuit for comparing the address signals with the stored address data in the address data storing circuit and for outputting an address transition signal to the word line in response to the result of the comparison.
An address transition detecting signal comprising:
- a word line;
- an address signal line for receiving an address signal;
- a word line control circuit coupled to the word line and a clock terminal for discharging the word line, said clock terminal receiving a clock signal;
- and
- a first address signal input circuit coupled to the word line, the address signal line and the word line control circuit for storing address data in response to the address signal and outputting a first address transition signal to the word line in response to the address signal and the stored address data.
Dependencies are inferred from the claim text.