Semiconductor logic circuit using two n-type negative resistance devices

A semiconductor logic circuit device, wherein two semiconductor elements having N-type negative resistance characteristics are connected in series to obtain a series circuit, two ends of said series circuit serve as drive voltage terminals across which a periodic drive voltage is applied, at least one of said semiconductor elements has a control electrode to which a voltage is applied to change the peak current, and a connection point between said two semiconductor elements serves as an output terminal.