Back to results
US 5,313,108 AGranted
Circuit for generating a stretched clock signal by one period or one-half period
AssigneePicopower Technology, Inc.
InventorsRobert H. J. Lee, John D. Kenny
Life of this patent
Estimating the term…
Abstract
The time a microprocessor CPU must wait for memory access is controlled to be one of two values by stretching the CPU clock signal either a first time duration or a second time duration, depending on the expected delay caused by the memory access. The clock stretching is in increments of one quarter of the CPU clock period and is done with both the leading and trailing edges of the clock pulse.
Claims5
An apparatus for producing variable clock output signals for digital circuits comprising:
- inputting means for accepting as in input signal a clock signal of a given frequency;
- outputting means for outputting a clock signal which is identical to said input clock signal;
- first and second input control means for accepting first and second input control signals respectively;
- and
- control means having
- a first output stretching means coupled to said first input control means and said inputting means for outputting a clock signal stretched by one period of the inputted clock signal in response to a signal being present at said direst input control means;
- and
- second output stretching means coupled to said second input control means and said inputting means for outputting a clock signal stretched by one-half of the period of the inputted clock signal in response to a signal being present at said second input control means.
5 more elements
Dependencies are inferred from the claim text.