Insulated gate field effect transistor and its manufacturing method
AssigneeSemiconductor Energy Laboratory Co., Ltd.
InventorShunpei Yamazaki
Life of this patent
Estimating the term…
Loading patent…
AssigneeSemiconductor Energy Laboratory Co., Ltd.
InventorShunpei Yamazaki
Estimating the term…
A thin film transistor including a semiconductor layer including a non-single crystalline silicon layer formed on an insulating surface of a substrate; a gate electrode formed on the semiconductor layer; a gate insulating film disposed between the gate electrode and the semiconductor layer; a source region and a drain region formed in the semiconductor layer; a channel region extending between the source and drain regions in the semiconductor layer, where the source and drain regions have a different conductivity type from the channel region; and an interlayer insulating film covering at least the gate electrode and semiconductor layer except for a contact hole of at least one of the source and drain regions where the contact hole is disposed partially over the source or drain regions; wherein at least one of the source region and said drain region is provided with an electrode through the contact hole, the electrode being contacted with an upper surface of the substrate and an upper surface of one of the source region or the drain region.
A thin film transistor comprising:
A thin film transistor comprising:
A thin film transistor comprising:
Dependencies are inferred from the claim text.