Method of manufacturing interconnect metallization comprising metal nitride and silicide
AssigneeSeiko Epson Corporation
InventorsKenji Yokoyama, Juri Kato, Masashi Ogita
Life of this patent
Estimating the term…
Loading patent…
AssigneeSeiko Epson Corporation
InventorsKenji Yokoyama, Juri Kato, Masashi Ogita
Estimating the term…
In a semiconductor device including a substrate of Si or polycrystalline silicon and an interlayer insulation film region, a region for interconnection with the substrate is composed of a refractory metal silicide layer, a refractory metal nitride layer, an Al or Al alloy layer, and possibly a further refractory metal nitride layer, while a region for interconnection on the interlayer insulation film on the substrate is composed of a refractory metal, or refractory metal oxide layer, a refractory metal nitride layer, an Al or Al alloy layer, and possibly a further refractory metal nitride layer, providing interconnections for integrated circuits. In the manufacture of this interconnection structure, rapid thermal annealing is performed at 600.degree.-1000.degree. C. on the refractory metal nitride layer of the region for interconnection with the substrate, followed by the formation of Al or Al alloy layer.
In the manufacture of a semiconductor device, a method comprising the steps of:
In the manufacture of a semiconductor device, a method comprising the steps of:
Dependencies are inferred from the claim text.