Method for processing sample values in an RLL channel
AssigneeSilicon Systems, Inc.
InventorsTzu-Wang Pan, Richard G. Yamasaki
Life of this patent
Estimating the term…
Loading patent…
AssigneeSilicon Systems, Inc.
InventorsTzu-Wang Pan, Richard G. Yamasaki
Estimating the term…
The present invention describes an improved RLL channel utilizing a closed-loop clock recovery scheme and a simplified decoding algorithm. (1,7) run-length-limited (RLL) code is used to reduce the magnetic nonlinearity problem posed by prior art PRML systems. In the preferred embodiment of the present invention, the analog data signal amplified, filtered and equalized to approximate an ideal waveform. The signal is then sampled and decoded into binary data. The clock recovery circuit is designed to sample the analog data such that the signal peak lies centered between consecutive sample points. It is thus made possible for the phase error to be extracted from a direct comparison of neighboring sample values. The phase error is then used to adjust the clock signal for the following samples. In the decoding algorithm of the present invention, by making useful approximations, the complexity of the decision functions is reduced, along with the number of required look-ahead samples. The reduction in look-ahead samples reduces the system's sensitivity to misequalization.
A signal channel comprising:
A method for achieving clock recovery in a RLL channel comprising the steps of:
Dependencies are inferred from the claim text.