Power supply, temperature, and load capacitance compensating, controlled slew rate output buffer
AssigneeNational Semiconductor Corporation
InventorMichael A. Brown
Life of this patent
Estimating the term…
Loading patent…
AssigneeNational Semiconductor Corporation
InventorMichael A. Brown
Estimating the term…
A controlled slew rate output buffer has an input stage that generates a charging current in response to the rising edge of an input signal and that generates a discharging current in response to the falling edge of the input signal so that both the charging current and the discharging current are substantially constant over a temperature range and a power supply voltage range. A charging stage responds to the charging current by charging an intermediate node at a first slew rate that is substantially constant over the temperature range and the power supply voltage range. A discharging stage responds to the discharging current by discharging the intermediate node at a second slew rate that is substantially constant over the temperature range and the power supply voltage range. A charging output stage responds to the charging of the intermediate node and charges an output node at a third slew rate that is substantially equivalent to the first slew rate and that is substantially constant over the temperature range, the power supply voltage range, and an output capacitance range. A discharging output stage responds to the discharging of the intermediate node and discharges the output node at a fourth slew rate that is substantially equivalent to the second slew rate and that is substantially constant over the temperature range, the power supply voltage range, and the output capacitance range.
A controlled slew rate output buffer that repeats an input signal to an output node of the output buffer, the input signal transitioning from a low voltage level to a high voltage level and transitioning from the high voltage level to the low voltage level, the output buffer comprising:
A controlled slew rate output buffer for providing an input signal to an output node, the input signal having a rising edge and a falling edge, the controlled slew rate output buffer comprising:
Dependencies are inferred from the claim text.