High speed threshold crossing detector with reset
AssigneeSilicon Systems, Inc.
InventorShunsaku Ueda
Life of this patent
Estimating the term…
Loading patent…
AssigneeSilicon Systems, Inc.
InventorShunsaku Ueda
Estimating the term…
The present invention provides a high speed, all CMOS comparator utilizing positive feedback and DC voltage clamping. The circuit comprises two source-coupled PMOS transistors with their sources coupled to a current source or a supply voltage. A third PMOS transistor is coupled between the source of the first PMOS transistor and a terminal of a current mirror. The gate of this third PMOS transistor is coupled to the output node in such a way as to provide positive feedback to the circuit. As the negative input voltage becomes lower than the positive input voltage, the current passing through the second PMOS transistor increases and the current passing through the first PMOS transistor decreases. As the output node increases in voltage, the equivalent resistance of the third PMOS transistor increases, thus decreasing the current through the first PMOS transistor. This acts to increase the current being provided to the output node and increases the drive characteristics of the circuit. As a further improvement to the circuit, a voltage-clamping device is included in the design.
A circuit comprising:
A circuit comprising:
A circuit comprising:
A variable timer delay circuit comprising:
Dependencies are inferred from the claim text.