Method of forming a MOSFET structure with planar surface
AssigneeSGS-Thomson Microelectronics S.A.
InventorsTsiu C. Chan, Frank R. Bryant
Life of this patent
Estimating the term…
Loading patent…
AssigneeSGS-Thomson Microelectronics S.A.
InventorsTsiu C. Chan, Frank R. Bryant
Estimating the term…
A method is provided for a planar surface of a semiconductor integrated circuit, and an integrated circuit formed according to the same. A conductive layer is formed over a substrate. A silicon nitride layer is formed over the conductive layer. A photoresist layer is then formed and patterned over the silicon nitride layer. The silicon nitride layer and the conductive layer are etched to form an opening exposing a portion of the substrate. The photoresist layer is then removed. The exposed substrate and a portion of the conductive layer exposed along the sidewalls in the opening are oxidized. An planarizing insulating layer such as spin-on-glass is formed over the silicon nitride layer and in the opening. The insulating layer is etched back to expose the silicon nitride wherein an upper surface of the insulating layer is level with an upper surface of the conductive layer. The silicon nitride layer is then removed. A planar silicide layer is then formed over the conductive layer.
A method of forming a planar surface of a semiconductor integrated circuit, comprising the steps of:
A method of forming a planar surface of a semiconductor integrated circuit, comprising the steps of:
A method of forming a planar surface of a semiconductor integrated circuit;
Dependencies are inferred from the claim text.