Back to results
US 5,301,134 AGranted
Digital filter circuit for use in oversampling type analog/digital converter
AssigneeNEC Corporation
InventorYuichi Maruyama
Life of this patent
Estimating the term…
Loading patent…
Loading patent…
AssigneeNEC Corporation
InventorYuichi Maruyama
Estimating the term…
A digital filter circuit has two decimation filters, a first and a second, for performing two decimations with respect to a digital data of a predetermined sampling rate. The first decimation filter has a function of producing processing signals for a filter coefficient of the second decimation filter and providing such operational signal to the second decimation filter. Since the output of the first decimation filter is not a coded numeral value but is an output in the form of a processing signal for the filter coefficient of the second decimation filter, the first decimation filter can take the form of a decoder circuit and not an operational circuit and the second decimation filter can be simpler than that having a multiplier circuit of a conventional circuit. The scale of the overall circuit can be reduced and this contributes in the enhancement of high integration of large scale integrated circuits (LSIs), in the scaling down of chip areas and in reducing the manufacturing cost.
A digital filter circuit having a first stage conversion means and a second stage conversion means for performing two decimations with respect to a digital data of a predetermined sampling rate, said first stage conversion means having a function of producing a first processing signal for a shift operation, a second processing signal for a complement operation and a third processing signal for a reset operation for a filter coefficient of said second stage conversion means and providing such processing signals to said second stage conversion means.
A digital filter circuit having a first stage conversion means and a second stage conversion means for performing two decimations with respect to a digital data of a predetermined sampling rate, said first stage conversion means having a function of producing a first, a second and a third processing signal for a filter coefficient of said second stage conversion means and providing such processing signals to said second stage conversion means, said second stage conversion means comprising a coefficient memory for storing coefficients and sequentially outputting said coefficients one at a time, a shift circuit which receives said coefficients from said coefficient memory and said first processing signal from said first stage conversion means and which includes a plurality of selectors each receiving at its select signal input terminal said first processing signal, a complement circuit which receives an output from said shift circuit and said second processing signal from said first stage conversion means and which includes a plurality of selectors each receiving at its select signal input terminal said second processing signal, a reset circuit which receives an output from said complement circuit and said third processing signal from said first stage conversion means and which includes a plurality of AND gates each receiving at its one input terminal and said third processing signal, an adder for receiving an output from said reset circuit, and an accumulator for receiving an output from said adder.
Dependencies are inferred from the claim text.