Back to results
US 5,296,761 AGranted
Temperature-compensated logarithmic detector having a wide dynamic range
AssigneeNorth American Philips Corporation
InventorsAli Fotowat-Ahmady, Nasrollah S. Navid
Life of this patent
Estimating the term…
Abstract
An IF amplifier/log detector with a modular architecture includes a plurality of voltage amplifiers, a plurality of rectifiers, a plurality of voltage-to-current converters and a current summing circuit. Each amplifier has a first differential transistor pair driven by a first current proportional to the temperature to fix the gain. Each converter includes a second differential transistor pair driven by a current proportional to the temperature and inversely proportional to a process parameter, and a third differential transistor pair driven by a third current inversely proportional to the process parameter. In this manner a circuit having improved performance with variations in temperature and process parameters is obtained.
Claims6
An electronic circuit with a logarithmic detector, comprising:
- amplifying means responsive to an input voltage for amplifying the input voltage to produce a series of successively-amplified versions of the input voltage;
- rectifying means coupled to the amplifying means for rectifying the successively-amplified versions to produce rectified versions;
- conversion means coupled to the rectifying means for converting the rectified versions into currents;
- and
- current summing means coupled to the conversion means for summing the currents to produce an aggregate output current, wherein:
- the amplifying means comprises a cascade of a plurality of voltage amplifiers (12, 14, 16), each amplifier generating a respective one of the amplified versions of the input voltage, and each amplifier comprising:
- a first differential transistor pair (60, 62) having first and second transistors connected to a first current source (64) and operative to complementarily control first and second current branches, respectively, the first and second branches comprising first and second resistors, respectively;
- the conversion means comprises a plurality of converters (26, 28, 30), each respective one thereof being coupled to a respective one of the voltage amplifiers via the rectifying means and comprising:
- a second differential transistor pair (120, 126) biased by a second current source and having a third current branch with a first load that includes a first load transistor (124), and having a fourth current branch with a second load that includes a second load transistor (130), wherein main current paths of the second pair are interconnected via a resistor (132, 134);
- a third differential transistor pair (136, 138) biased by a third current source (140) and having first and second control electrodes coupled to the third and fourth current branches, respectively, between the first and second loads, respectively, and the second pair;
- and wherein:
- the first current source supplies a first current whose value is substantially proportional to the absolute temperature;
- and
- the second current source and the third current source supply second and third currents, respectively, a ratio of values of the third and second currents being substantially proportional to the absolute temperature.
11 more elements
An apparatus having a received signal strength indicator comprising an electronic circuit with logarithmic detector that includes:
- amplifying means responsive to an input voltage for amplifying the input voltage to produce a series of successively-amplified versions of the input voltage;
- rectifying means coupled to the amplifying means for rectifying the successively-amplified versions to produce rectified versions;
- conversion means coupled to the rectifying means for converting the rectified versions into currents;
- and
- current summing means coupled to the conversion means for summing the currents to produce an aggregate output current, wherein:
- the amplifying means comprises a cascade of a plurality of voltage amplifiers (12, 14, 16), each amplifier generating a respective one of the amplified versions of the input voltage, and each amplifier comprising:
- a first differential transistor pair (60, 62) having first and second transistors connected to a first current source (64) and operative to complementarily control first and second current branches, respectively, the first and second branches comprising first and second resistors, respectively;
- the conversion means comprises a plurality of converters (26, 28, 30), each respective one thereof being coupled to a respective one of the voltage amplifiers via the rectifying means and comprising:
- a second differential transistor pair (120, 126) biased by a second current source and having a third current branch with a first load that includes a first load transistor (124), and having a fourth current branch with a second load that includes a second load transistor (130), wherein main current paths of the second pair are interconnected via a resistor (132, 134);
- a third differential transistor pair (136, 138) biased by a third current source (140) and having first and second control electrodes coupled to the third and fourth current branches, respectively, between the first and second loads, respectively, and the second pair;
- and wherein:
- the first current source supplies a first current whose value is substantially proportional to the absolute temperature;
- and
- the second current source and the third current source supply second and third currents, respectively, a ratio of values of the third and second currents being substantially proportional to the absolute temperature.
11 more elements
Dependencies are inferred from the claim text.