Back to results
US 5,295,110 AGranted
Semiconductor memory device incorporated with self-refresh circuit
AssigneeNEC Corporation
InventorKenichi Sakakibara
Life of this patent
Estimating the term…
Loading patent…
Loading patent…
AssigneeNEC Corporation
InventorKenichi Sakakibara
Estimating the term…
A DRAM incorporated with a self-refresh circuit is disclosed which includes at least one terminal (bonding pad) optionally supplied with a first or a second potential level, a row address buffer/decoder having an input node coupled to the terminal to receive the potential level thereof and energizing a first number of word lines when the input node is at the first potential level and a second number of word lines when the input node is at the second potential level, a gate circuit inserted between the terminal and the input node of the address buffer/decoder and activated in the self-refresh mode to hold the input node at the first potential irrespective of the potential level of the terminal, a refresh timer activated in the slef-refresh mode for generating a refresh request signal in a predetermined cycle, and a refresh controller responding to the refresh request and refreshing memory cells connected to the energized first number of word lines.
A semiconductor memory comprising at least one terminal taking one of first and second potential levels, a memory cell array including a plurality of memory cells and a plurality of word lines, a word line energizing circuit having an input node coupled to said terminal to receive a potential level of said terminal and energizing in a refresh operation a first number of said word lines when said input node is at said first potential level and a second number of said word lines when said input node is at said second potential level with respect to one refresh address, a refresh timer activated in a self-refresh mode and generating a refresh request signal in a predetermined cycle, a gate circuit inserted between said terminal and said input node of said word line energizing circuit and activated in said self-refresh mode to hold said input note at said first potential level irrespective of the potential level of said terminal, and a refresh controller responding to said refresh request signal and refreshing the memory cells connected to the energized first number of word lines.
A semiconductor memory comprising means for detecting said memory is brought into a self-refresh mode to produce a self-refresh enable signal, a memory cell array including a plurality of word lines, means coupled to receive control information for energizing a first number of said word lines when said control information takes a first state and a second number of said word lines when said control information takes a second state in response to a refresh address supplied thereto, means responsive to said self-refresh enable signal for allowing, when said control information takes said first state, said first state to be supplied to said energizing means and for changing, when said control information takes said second state, said second state to said first state to supply said first state to said energizing means, said energizing means thereby energizing said first number of word lines in said self-refresh mode, means activated by said self-refresh enable signal for generating a refresh request signal in a predetermined cycle, and means responsive to said refresh request signal for refreshing memory cells coupled to the energized first number of word lines.
A method for refreshing memory cells in a semiconductor memory which has a word line energizing circuit for energizing a first number of word lines in a first state and a second number of word lines in a second state, comprising the steps of:
Dependencies are inferred from the claim text.