Method and apparatus for programming anti-fuse devices
OwnerJohn O. Paivineninventor
Life of this patent
Estimating the term…
Loading patent…
OwnerJohn O. Paivineninventor
Estimating the term…
Improved apparatus and methods for programming anti-fuse devices utilized in programmable semiconductor chips are described. An anti-fuse device circuit is disclosed wherein an anti-fuse device is connected between two programming transistors, and each programming transistor is connected to a separate voltage supply bus and to a control bus network having, for example, a common control bus or separate control buses. Interconnection structures of anti-fuse devices can be formed and a targeted anti-fuse device can be programmed by connecting a programming voltage to the first associated supply bus, by connecting another voltage or ground potential to the second associated supply bus, and by turning on the appropriate control bus line or lines so that the programming transistors conduct to provide a voltage differential across the targeted anti-fuse device. Several anti-fuse device interconnection embodiments are discussed, and the choice of a particular scheme to use for fabricating a programmable chip is dependent on the desired design features and on ease of software implementation.
A circuit for programming an anti-fuse device, for observing a voltage at a node adjacent an anti-fuse device, and for injecting a voltage at a node adjacent an anti-fuse device, comprising:
A method of assembling pluralities of circuit elements, anti-fuse devices, transistors, and supply buses, and a control bus network for forming a programmable array logic device on a substrate and for injecting voltages and sensing voltages at nodes between adjacent anti-fuse device comprising:
A circuit for programming an anti-fuse device comprising:
A circuit for programming an anti-fuse device comprising:
A circuit for programming an anti-fuse device comprising:
A programmable interconnection architecture for use in a semiconductor chip for programming a targeted anti-fuse device, comprising:
In a circuit for programming an anti-fuse device connected in an interconnection architecture comprised of strings of anti-fuse devices wherein each string comprises a plurality of anti-fuse devices connected in series, and wherein each anti-fuse device has a first and second end and a threshold programming voltage, and wherein each anti-fuse device has an associated pair of programming transistors comprising a first and a second transistor respectively connected to the first and second ends of the anti-fuse device, and wherein a first voltage supply bus for receiving a first voltage is connected to the first transistor and a second voltage supply bus for receiving a second voltage is connected to the second transistor of each pair of transistors in a string, and wherein a control bus network is connected to the transistors for turning them ON and OFF, a method of programming a selected anti-fuse device comprising the steps of:
A method of programming one anti-fuse device in a string of anti-fuse devices in which each anti-fuse device has a pair of programming transistors connecting the anti-fuse device between two voltage supply buses comprising:
A method for programming anti-fuse devices having a first end, a second end and a threshold programming voltage comprising:
A circuit for programming an anti-fuse device comprising:
Dependencies are inferred from the claim text.