IC memory testing apparatus
AssigneeAndo Electric Co., Ltd.
InventorMasayoshi Dehara
Life of this patent
Estimating the term…
Abstract
An IC memory testing apparatus comprises a pattern generating circuit, a decision circuit, a first-in memory circuit which stores the defect data of a IC memory under test and simultaneously reads the resulting data. A latch circuit is also used to shorten the testing time. The resulting information about the defective cell of the tested IC memory is stored and read out during the test, with the memory circuit executing a storing operation for the address of defective cell data and simultaneously executing a reading operation for the data having been stored. The time periods required for the reading and writing operations are set independently of each other, and the operation frequency of the memory circuit is less than for testing the memory to be tested.
Claims3
A memory testing apparatus comprising;
- a pattern generating circuit which generates a testing signal pattern to be applied to a memory to be tested, expected data and a test address signal,
- a decision circuit which, upon application of said testing signal pattern to said memory to be tested, compares said expected data and output signal data from said memory to be tested and judges if a memory area designated by said test address signal is defective upon disagreement during said comparison, and outputs a defect indicating signal when a defect is detected,
- a FIFO circuit, to which is applied said defect indicating signal and said test address signal, for storing said test address signal when said defect indicating signal is inputted and outputting stored contents thereof and a FIFO reading state signal when an external interrupt signal is not applied thereto and not outputting the stored contents therein nor said FIFO reading state signal when said external interrupt signal is applied thereto,
- a selecting circuit, to which is applied the output data from said FIFO circuit and an eternal address signal, for selecting said external address signal when said external address signal and said external interrupt signal are applied thereto,
- and a memory circuit, to which is applied the output signal of said selecting circuit and said FIFO reading state signal, for writing data "1" into a memory area at an address designated by said output signal from said selecting circuit when said FIFO reading state signal is inputted, or for outputting stored contents in said memory area designated by said output signal of said selecting circuit to an output terminal when said FIFO reading state signal is not inputted.
Dependencies are inferred from the claim text.