Combination DRAM and SRAM memory array
AssigneeTexas Instruments Incorporated
InventorsDavid B. Scott, Hiep Van Tran
Life of this patent
Estimating the term…
Abstract
A combination dynamic random access memory (DRAM) and static random access memory (SRAM) (150) array, includes a plurality of DRAM sense amplifiers (82, 84), each coupled to at least one DRAM bitline (86), with a plurality of DRAM memory cells selectively coupled to each of the bitlines (86). The sense amplifiers (82, 84) are organized into groups, with each group of sense amplifiers (82, 84), selectively coupled to respective true and complement I/O lines (102, 104). For each pair of the true and complement I/O lines (102, 104), an SRAM latch (150) is coupled to the pair.
Claims14
A combination dynamic random access memory (DRAM) and static random access memory (SRAM) array, comprising:
- a plurality of DRAM sense amplifiers each coupled to at least one DRAM bit line, a plurality of DRAM memory cells selectively coupled to each said bit line;
- said sense amplifiers organized into groups, each group of sense amplifiers selectively coupled to respective true and complement I/O lines, wherein said true and complement I/O lines comprise a true and a complement SUB I/O line, a respective higher-order true I/O line and higher-order complement I/O line provided for groups of said SUB I/O lines and said complementary SUB I/O lines, each group of true and complement SUB I/O lines respectively multiplexed to a true and a complement higher-order I/O line;
- and
- for each pair of true and complement I/O lines, an SRAM cell coupled to said pair.
A hierarchical multi-dataline memory device, comprising:
- a plurality of memory cell blocks formed at a face of a semiconductor chip, each block including a plurality of memory arrays, each array comprising a plurality of rows and columns with dynamic random access memory cells formed at intersections of said rows and columns;
- for each of a plurality of groups of memory cell blocks, a wide data path circuit, a plurality of true and complement LOCAL I/O lines multiplexed by said wide data path circuit to a main I/O circuit;
- each of said memory arrays organized into sections, a section select line provided for each section in said memory array;
- each section having a plurality of sense amplifiers and at least one pair of true and complement SUB I/O lines, select gates having control electrodes coupled to said section select lines and current paths selectively coupling said SUB I/O lines to said LOCAL I/O lines;
- for each sense amplifier in said plurality of sense amplifiers, a sense amplifier select line, a plurality of sense amplifier select transistors, a group of said sense amplifiers coupled to said SUB I/O lines through current paths of said sense amplifier select transistors;
- and
- for each pair of SUB I/O lines, a static random access memory latch coupled thereto.
A memory array, comprising:
- a plurality of sense amplifiers each coupled to a plurality of memory cells for sensing the states thereof, said sense amplifiers organized into groups;
- and
- for each group of sense amplifiers, a true I/O line and a complement I/O line, a memory latch coupled to said true I/O line and said complement I/O line for latching the state said true and complement I/O lines;
- wherein said true and complement I/O lines consist of SUB I/O line pairs, a plurality of said SUB I/O line pairs organized into groups, each group corresponding to a higher-order true and complement line pair, circuitry for selectively coupling one of said SUB I/O line pairs to said higher-order line pair, said circuitry operable to isolate said SUB I/O line pairs from said higher-order line pair.
A combination dynamic random access memory (DRAM) and static random access memory (SRAM), comprising:
- a plurality of sense amplifiers each coupled to a plurality of DRAM cells for sensing the states thereof;
- for each group of sense amplifiers, a true I/O line and a complement I/O line, circuitry for selectively coupling one or none of said sense amplifiers to said true and complement I/O lines, an SRAM latch coupled between said true I/O line and said complement I/O line for latching the state thereof;
- and
- for each sense amplifier, a pair of sense amplifier select transistors having current paths for selectively coupling respective ones of said sense amplifiers to said true and complement I/O lines and for selectively isolating said SRAM latch from said sense amplifiers.
A method for latching the state of a true SUB I/O line and a complement SUB I/O line, comprising the steps of:
- isolating the true and complement SUB I/O lines from a plurality of sense amplifiers selectively coupled thereto;
- isolating the true and complement SUB I/O lines from a higher-order true and complement I/O line;
- and
- latching the true and complement SUB I/O lines with a latch coupled between said true and complement I/O lines.
A combination dynamic random access memory (DRAM) and static random access memory (SRAM) array, comprising:
- a plurality of DRAM sense amplifiers each coupled to at least one DRAM bit line, a plurality of DRAM memory cells selectively coupled to each said bit line;
- said sense amplifiers organized into groups, each group of sense amplifiers selectively coupled to respective true and complement I/O lines;
- for each sense amplifier, a pair of sense amplifier select transistors having current paths for selectively coupling respective ones of said sense amplifiers to said true and complement SUB I/O lines and for selectively isolating said static RAM cell from said sense amplifiers;
- and
- for each pair of true and complement I/O lines, an SRAM cell coupled to said pair.
Dependencies are inferred from the claim text.