US 5,280,598 AGranted

Cache memory and bus width control circuit for selectively coupling peripheral devices

AssigneeMitsubishi Denki Kabushiki Kaisha

InventorsAkitoshi Osaki, Koichi Nishida

Life of this patent

Estimating the term…

Loading patent…

Abstract

A bus width control circuit being arranged between a first bus and a second bus both of n-bits width, and comprising a buffer group being connected to the first bus and which split data of n-bits into partial data of m-bits and buffer them, a selector which connects each buffer to the second bus in parallel in the case where the effective data bus width of the second bus is n bits and which connects each buffer to a predetermined m bits of the second bus in the case where the effective data bus width of the second bus is m bits, and a control circuits thereof, and a control circuit which locates intact the n-bits data of the first bus in the second bus or by splitting it into partial data of m-bits in a predetermined portion of n-bits data and outputs them sequentially to the second bus, or which splits the n-bits data of the second bus into partial data of m-bits and buffers them in each buffer and then simultaneously outputs them to the first bus, or which sequentially buffers data whose m bits alone of the second bus is effective into each buffer and then simultaneously outputs them to the first bus.

Claims4

Dependent claims

A cache memory in an environment of a computing device which includes a microprocessor;

a first bus of n-bits width for coupling the microprocessor to the cache memory;
one or more peripheral devices including a main memory and a second bus of n-bits width for coupling said one or more peripheral devices to said cache memory;
wherein said caches memory stores a portion of storage content of said main memory thereon;
said cache memory being provided with a bus width control circuit comprising:
a buffer group which consist of a plurality of buffers for buffering each portion of data being obtained by splitting n-bits data into partial data of m-bits and which are connected to said first bus in parallel;
a selector which switches between a first configuration to connect said each buffer to said second bus in parallel and a second configuration to connect said each buffer to a predetermined m bits of said second bus;
a selector control means for connecting said each buffer to said predetermined m bits of said second bus in a first case where said second bus is being used for transferring data having a width of m bits, and for connecting said each buffer to said second bus in parallel in a second case where said second bus is being used for transferring data having a width of n bits;
and
control means for,
in said first case, simultaneously outputting contents of said plurality of buffers to said first bus after sequentially buffering a plurality of data from said second bus into said buffer group, and sequentially outputting contents of said plurality of buffers to said second bus after buffering one data from said first bus to said each buffer, and
in said second case, simultaneously outputting contents of said plurality of buffers to said first bus after buffering one data from said second bus into said buffer group, and simultaneously outputting contents of said plurality of buffers to said second bus after buffering one data from said first bus into said each buffer.

8 more elements

A cache memory in an environment of a computing device which includes a microprocessor;

a first bus of n-bits width for coupling the microprocessor to the cache memory;
one or more peripheral devices including a main memory and a second bus of n-bits width for coupling said one or more peripheral devices to said cache memory;
wherein said cache memory stores a portion of storage content of said main memory therein;
said cache memory being provided with a bus width control circuit comprising:
a buffer group which consist of a plurality of buffers for buffering each portion of data being obtained by splitting each portion of data being obtained by splitting n-bits data into partial data of m-bits and which are connected to said first bus in parallel;
a selector which switches between a first configuration to connect said each buffer to said second bus in parallel and a second configuration to connect said each buffer to a predetermined m bits of said second bus;
a selector control signal generating means for generating a first selector control signal which controls said selector to connect said each buffer to said predetermined m bits of said second bus, and a second selector control signal which controls said selector to connect said each buffer to said second bus in parallel;
and
control means for generating a first buffer group control signal to sequentially buffer a plurality of data into said buffer group, a second buffer group control signal to buffer one data into said each buffer, a first data sending control signal which simultaneously outputs data being buffered in said buffer group, and a second data sending control signal which sequentially outputs the one data being buffered in said buffer group,
wherein, in a first case where said second bus is being used for transmission of data with a width of m bits, said selector control signal generating means generates said first selector control signal and said control means outputs said first data sending control signal after outputting said first buffer group control signal, and then, a plurality of m-bits data are outputted from said second bus to said first bus as one n-bits data and one n-bits data is sequentially outputted from said first bus to said second bus as said plurality of m-bits data, and
in a second case where said second bus is being used for transmission of data with a width of n bits, said selector control signal generating means generates said second selector control signal and said control means outputs said second data sending control signal after outputting said second buffer group control signal, and then, one n-bits data is outputted from said second bus to said first bus as one n-bits data and one n-bits data is outputted from said first bus to said second bus as one n-bits data.

8 more elements

Dependencies are inferred from the claim text.