First-in, first-out memory circuit
AssigneeNational Semiconductor Corporation
InventorsEdwin Z. DeSouza, Daniel J. Cimino, Ramin Shirani, Mark R. Waggoner
Life of this patent
Estimating the term…
Loading patent…
AssigneeNational Semiconductor Corporation
InventorsEdwin Z. DeSouza, Daniel J. Cimino, Ramin Shirani, Mark R. Waggoner
Estimating the term…
A media access controller is provided by the present invention. A feature of the media access controller of the present invention is a content addressable memory architecture whereby address filtering is provided for filtering physical, group and broadcast addresses on an Ethernet network. Another feature of the present invention is an interface architecture capable of supporting external address filters which in turn are capable of supporting spanning tree and source routing algorithms. Still another feature of the present invention is a CRC checker having improved testability such that burdensome computations for input bit test patterns are no longer required. Still another feature of the present invention is a first-in, first-out memory register having validity bits associated with each stored data byte, such that data bytes may be indiscriminately stored, regardless of their validity, and invalid data bytes are discarded during retrieval of the stored data bytes.
An improvement of a first-in, first-out (FIFO) memory for receiving and storing incoming data having a first plurality of data subsets, said improvement comprising:
A data memory for providing data storage and selective retrieval thereof, comprising:
A data memory for providing data storage and selective retrieval thereof, comprising:
A data memory for providing data storage and selective retrieval thereof, comprising:
A data memory for providing data storage and selective retrieval thereof, comprising:
A method for storing and selectively retrieving data, comprising the steps of:
A method for storing and selectively retrieving data, comprising the steps of:
Dependencies are inferred from the claim text.