Self-aligned method of making a split gate single transistor non-volatile electrically alterable semiconductor memory device
AssigneeSilicon Storage Technology, Inc.
InventorBing Yeh
Life of this patent
Estimating the term…
Loading patent…
AssigneeSilicon Storage Technology, Inc.
InventorBing Yeh
Estimating the term…
A self-aligned ion-implantation method for making a split-gate single transistor non-volatile electrically alterable semiconductor memory cell is disclosed. The method uses a silicon substrate. A layer of dielectric material is grown over the substrate. A layer of silicon is grown over the dielectric material. The silicon is masked to define a floating gate region. Ions then are implanted in the layer of silicon in the floating gate region to render the region conductive. Ions are then implanted through the floating gate region into the substrate to define the threshold in the substrate beneath the floating gate region. The floating gate region is then oxidized and patterned to form the floating gate. A second layer of dielectric material is deposited over the floating gate and over the substrate. A control gate is patterned and formed. The drain and the source regions in the substrate are defined.
A method of making a self-aligned electrically programmable and erasable memory device comprising the steps of:
Dependencies are inferred from the claim text.