Multiport memory with test signal generating circuit controlling data transfer from RAM port to SAM port
AssigneeKabushiki Kaisha Toshiba
InventorsShigeo Ohshima, Tatsuo Ikawa
Life of this patent
Estimating the term…
Abstract
The disclosed semiconductor memory comprises a random access memory port, a serial access memory port, a data transfer gate formed between the two ports, and in particular a test signal generating circuit for generating a test signal to the data transfer gate to close the gate so that data stored in the serial access memory port can be read to outside, without transferring data from the random access memory port to the serial access memory port. Therefore, it is possible to discriminate an erroneous operation caused when data are read from the serial access memory port from that caused when data are transferred from the random access memory port to the serial access memory port.
Claims5
A semiconductor memory, comprising:
- a random access memory port composed of memory cells arranged on a semiconductor chip in matrix fashion;
- a serial access memory port composed of serial data registers arranged on the same semiconductor chip in a column direction of said random access memory port;
- a data transfer gate provided between said random access memory port and the serial access memory port;
- and
- test signal generating means for generating a test signal to said data transfer gate to close the gate, when data stored in said serial access memory port are read to outside,
- whereby the data stored in the serial access memory port can be read to outside, without transferring data from said random access memory port to said serial access memory port.
Dependencies are inferred from the claim text.