Arithmetic operation unit having bit inversion function

A bit-inversion arithmetic operation unit comprising:

• a first carry signal line for propagating a first carry signal from a more significant bit position side to a less significant bit position side;
• said first carry signal line including a first transfer gate connected between a first carry input terminal for receiving a first carry signal from the more significant bit position side and a first carry output terminal for outputting the first carry output signal to the less significant bit position side;
• a second carry signal line for propagating a second carry signal from a less significant bit position side to a more significant bit position side;
• said second carry signal line including a second transfer gate connected between a second carry input terminal for receiving a second carry input signal from the less significant bit position side and a second carry output terminal for outputting the second carry output signal to the more significant bit position side;
• said first and second transfer gates being enabled in the alternative by a switching and logic circuit;
• a common logic circuit for providing, in conjunction with said switching and logic circuit, control of a carry function including a carry propagation of the first and second carry signals and a carry generation;
• said common logic circuit including a NOR gate and a NAND gate each having first and second inputs connected to a pair of data bit input terminals, a first P-channel MOS transistor connected between the first carry output terminal and a high voltage, a first N-channel MOS transistor connected between the first carry output terminal and a ground level, a second P-channel MOS transistor connected between the second carry output terminal and the high voltage, and a second N-channel MOS transistor connected between the second carry output terminal and the ground level, each of the P-channel transistors having a gate connected to an output of the NAND gate, and each of the N-channel transistors having a gate connected to an output of the NOR gate;
• and
• said switching logic circuit controlling the common logic circuit in response to a required arithmetic operation mode, said switching and logic circuit providing, in conjunction with said common logic circuit, control of the carry function including the carry propagation of the first and second carry signals and the carry generation.