Back to results
US 5,212,663 AGranted
Method to implement a large resettable static RAM without the large surge current
AssigneeCypress Semiconductor Corporation
InventorRaymond M. Leong
Life of this patent
Estimating the term…
Abstract
A resettable SRAM architecture and method that eliminates the need to reset all memory cells in the data memory array and requires only the resetting of one flag bit per block of data. This prevents superfluous activation of access circuits and memory cell transistors, thereby reducing power consumption and parasitic noise.
Claims11
A resettable static random access memory comprising:
- an array of M rows and N+P columns of memory cells having a first array portion of M rows and N columns storing a first block of data and a second array portion of M rows and P columns storing a second block of data;
- each byte in said first array portion having a corresponding flag bit in said second array portion;
- said memory cells in all P columns of said second array portion being simultaneously reset to a preferred logic state by changing the voltage of a first power supply rail to the value of the voltage of a second power supply rail and then returning the voltage of said first power supply rail to its original value;
- a plurality of control means, one for each bit of said byte, each control means having a plurality of inputs, one of which is coupled to receive said flag bit from said second array portion and the other of which is coupled to receive one of the bits of said byte in said first array portion;
- the outputs of said control means being coupled to a data bus, whereby the condition of said flag bit provides to said bus an indication of the validity of the data in said byte.
2 more elements
A static random access memory comprising;
- an array of M rows and N+P columns of memory cells;
- a first array portion of M rows and N columns storing a first block of data;
- a second array portion of M rows and P columns storing a second block of data;
- said M rows being physically continued from said first array portion to said second array portion and coupled to M corresponding common row drivers and M corresponding word lines;
- each row in said first array portion storing P bytes each having Q bits and each selected byte in said P bytes having a corresponding flag bit in said second block of data located in a corresponding column of said second array portion;
- a control means having first and second inputs, each bit of said selected byte being individually coupled to a corresponding input of said control means, and said control means having a second input coupled to the flag bit corresponding to said selected byte;
- and
- each of said control means having an output coupled to a data bus of Q bits.
5 more elements
Dependencies are inferred from the claim text.