US 5,212,570 AGranted

Pixel clock phase locked loop for a laser scanner

AssigneeXerox Corporation

InventorAron Nacman

Life of this patent

Estimating the term…

Loading patent…

Abstract

A pixel clock phase locked loop for a laser scanner having a rotating multi-faceted polygon receives start-of scan and end-of-scan pulses for each of a plurality of scan lines. A voltage-controlled oscillator outputs a desired frequency of the pixel clock. A desired number of pixels in each scan line is counted, and a pulse is output at the last pixel in the scan line. The end-of-scan pulse and the last pixel pulse are compared, and an output is provided of phase error, the phase error being equal to the difference between the end-of-scan pulse and the last pixel pulse. The phase error for a facet of the polygon is utilized when the facet scans an imaging beam on a next subsequent polygon revolution. The phase error is converted to a voltage, and the phase error voltage is added to a center frequency voltage to generate a composite voltage for controlling the voltage-controlled oscillator.

Claims16

Dependent claims

A laser scanner having a pixel clock, said scanner including a rotating multi-faceted polygon for scanning an imaging beam across an imaging member, each facet of said polygon scanning one of a plurality of scan lines, the pixel clock controlling image resolution within each scan line, the pixel clock including a phase locked loop comprising:

generating means for generating pulses indicative of each of the beginning and end of scanning for each scan line;
a voltage-controlled oscillator for outputting a desired frequency of the pixel clock;
counter means for counting a desired number of pixels in each scan line and outputting a pulse at a last pixel in the scan line;
comparison means for comparing said end of scanning pulse and said last pixel pulse, said comparison means outputting a phase error substantially equal to the difference between said end of scanning pulse and said last pixel pulse;
storage means for storing said phase error for each individual facet of said polygon;
clocking means for obtaining from said storage means said phase error for each said individual facet when the facet scans an imaging beam on a next subsequent revolution of said polygon;
transforming means for transforming said obtained phase error to a phase error voltage;
means for generating a center frequency voltage;
adding means for adding said phase error voltage to said center frequency voltage to generate a composite voltage;
and
control means for controlling said voltage controlled oscillator at said composite voltage, said phase locked loop providing an accuracy substantially of within .+-.2 nanoseconds correction per scan line.

8 more elements

A laser scanner having a pixel clock, said scanner including a rotating multi-faceted polygon for scanning and imaging beam across an imaging member, each facet of said polygon scanning one of a plurality of scan lines, the pixel clock controlling image resolution within each scan line, the pixel clock including a phase locked loop comprising:

generating means for generating pulses indicative of each of the beginning and end of scanning for each scan line;
a voltage-controlled oscillator for outputting a desired frequency of the pixel clock;
counter means for counting a desired number of pixels in each scan line and outputting a pulse at a last pixel in the scan line;
comparison means comprising a phase detector which outputs a phase error pulse having a pulse width substantially equal to the difference between said end of scanning pulse and said last pixel pulse, said comparison means further comprising first transforming means for transforming the phase error pulse width to a digital word;
storage means for storing said phase error for each individual facet of said polygon;
supply means for supplying from said storage means said phase error for each said individual facet when the facet scans an imaging beam on a next subsequent revolution of said polygon;
second transforming means for transforming said supplied phase error to a phase error voltage;
means for generating a center frequency voltage;
adding means for adding said phase error voltage to said center frequency voltage to generate a composite voltage;
and
control means for controlling said voltage-controlled oscillator at said composite voltage, said phase locked loop providing an accuracy substantially of within.+-.2 nanoseconds per scan line.

8 more elements

Dependencies are inferred from the claim text.