Selective epitaxy of silicon in silicon dioxide apertures with suppression of unwanted formation of facets
AssigneeAT&T Bell Laboratories
InventorWilliam T. Lynch
Life of this patent
Estimating the term…
Abstract
In the prior art, selective epitaxial growth (SEG) of semiconductors, performed typically in rectangular windows penetrating through a masking layer located on a major surface of semiconductor substrate, suffers from unwanted facet formation at the corners of the windows--whereby the desirable planar area available for transistor fabrication is reduced. Such facet formation is suppressed--i.e., the area occupied by unwanted facets is reduced--by adding a relatively small lobe penetrating through the masking layer at each corner of each window prior to performing the SEG, whereby transistor packing density can be increased.
Claims8
A method of selective epitaxial growth of a semiconductor region comprises the steps of
- (a) forming a window and a lobe in a masking layer located on a major surface of an essentially monocrystalline semiconductor body, the window having a corner defined by an intersection of first and second edges thereof, the lobe being located at said corner, the window and the lobe penetrating through the masking layer to the major surface of the semiconductor body;
- and
- (b) epitaxially growing semiconductor in said window and said lobe, whereby the semiconductor region includes both said window and said lobe.
Dependencies are inferred from the claim text.