US 5,183,775 AGranted

Method for forming capacitor in trench of semiconductor wafer by implantation of trench surfaces with oxygen

AssigneeApplied Materials, Inc.

InventorKarl B. Levy

Life of this patent

Estimating the term…

Loading patent…

Abstract

An improved process for formation of a capacitor in a trench formed in a semiconductor wafer is disclosed. The improved process comprises selectively implanting oxygen through the bottom surface of the trench into the region of the wafer adjacent the bottom surface of the trench and through the surfaces at the top corners of the trench into regions of the wafer adjacent such surfaces at the top corners of the trench using a plasma formed in a plasma-assisted etching apparatus while maintaining a high negative DC bias on the wafer being implanted. Subsequent growth of oxide on the surfaces of the trench will cause the implanted oxygen to form additional oxide in the implanted regions of the wafer adjacent the bottom surface of the trench and adjacent the surface at the top corners of the trench to compensate for the lower oxide growth rates in these areas.

Claims12

Dependent claims

A process for forming a capacitor in a trench in a surface of a silicon wafer wherein said silicon wafer comprises one electrode of said capacitor which consists essentially of:

(a) forming a mask layer having an opening therein on said surface of said silicon wafer;
(b) placing said masked silicon wafer in an RIE etch apparatus;
(c) anisotropically RIE etching a trench in said silicon wafer through said mask opening on said wafer in said RIE apparatus;
(d) selectively anisotropically implanting oxygen atoms into a region of said wafer adjacent a curved bottom surface of said trench and into regions of said wafer adjacent top corner surfaces of said trench in said same RIE etch apparatus;
(e) then removing, from side surface of said trench, etch residues remaining from said etching step;
(f) thereafter growing an oxide layer on the surfaces of said trench which will serve as the dielectric of said capacitor by the steps of:
(i) heating said silicon wafer to a temperature with a range of from about 900.degree. C. to about 1100.degree. C.;
(ii) exposing said silicon wafer to a gaseous source of oxygen while maintaining said silicon wafer within said temperature range;
and
(iii) continuing to expose said silicon wafer to said gaseous source of oxygen at said temperature for a period of from about 20 minutes to about 60 minutes;
whereby sufficient activation energy, in the form of thermal energy, will be supplied to the implanted wafer to permit the silicon in said silicon wafer to form Si-O bonds within said implanted oxygen atoms in said selected oxygen-implanted regions of said wafer;
and
(g) filling said trench with a conductive material capable of forming the other electrode of said capacitor.

10 more elements

A process for forming a capacitor in a trench in a surface of a silicon wafer wherein said silicon wafer comprises one electrode of said capacitor which consists essentially of:

(a) forming a mask layer having an opening therein on said surface of said silicon wafer;
(b) placing said masked silicon wafer in an RIE etch apparatus;
(c) anisotropically RIE etching a trench in said silicon wafer through said mask opening on said wafer in said RIE apparatus;
(d) selectively anisotropically implanting oxygen atoms through a curved bottom surface of said trench into the region of said wafer adjacent said curved bottom surface of said trench and through top corner surfaces of said trench into the regions of said wafer adjacent said top corner surfaces of said trench in said same RIE etch apparatus by:
(i) flowing a gaseous source of oxygen into said apparatus at a flow rate within a range of from about 1 sccm to about 100 sccm;
(ii) igniting a plasma at a power level within a range of from about 25 to about 2000 watts between said wafer and an electrode in said apparatus spaced from said wafer;
and
(iii) negatively biasing said wafer with respect to said spaced electrode within a range of from about -100 to -3000 volts DC by electrically connecting said wafer to the negative terminal of a DC power supplying having its positive terminal electrically connected to said spaced apart electrode;
(e) then removing, from side surfaces of said trench, etch residues remaining from said etching step;
(f) thereafter growing a thermal oxide layer on the surfaces of said trench which will serve as the dielectric of said capacitor by:
(i) heating said silicon wafer to a temperature within a range of from about 900.degree. C. to about 1100.degree. C.;
(ii) exposing said silicon wafer to a gaseous source of oxygen while maintaining said silicon wafer within said temperature range;
and
(iii) continuing to expose said silicon wafer to said gaseous source of oxygen at said temperature for a period of from about 20 minutes to about 60 minutes;
whereby sufficient activation energy, in the form of thermal energy, will be supplied to the implanted wafer to permit the silicon in said silicon wafer to form Si-O bonds with said implanted oxygen atoms in said selected oxygen-implanted regions of said wafer;
and
(g) filling said trench with polysilicon to form the other electrode of said capacitor.

14 more elements

A process for forming a capacitor in a trench in a surface of a silicon wafer wherein said silicon wafer comprises one electrode of said capacitor which consists essentially of:

(a) forming an oxide mask layer having an opening therein on said surface of said silicon wafer;
(b) placing said masked silicon wafer in an RIE etch apparatus;
(c) RIE etching a trench anisotropically in said silicon wafer through said mask opening on said wafer in said RIE apparatus;
(d) selectively anisotropically implanting oxygen atoms, at a concentration range of from about 10.sup.21 atoms/cc to about 10.sup.23 atoms/cc, through a curved bottom surface of said trench into a region of said wafer adjacent said curved bottom surface of said trench and through top corner surfaces of said trench into regions of said wafer adjacent said top corner surfaces of said trench in said same RIE etch apparatus by:
(i) flowing a gaseous source of oxygen selected from the group consisting of O.sub.2, O.sub.3, CO.sub.2, CO, and NO.sub.2 into said apparatus at a flow rate within a range of from about 1 sccm to about 100 sccm;
(ii) igniting a plasma at a power level within a range of from about 25 to about 2000 watts between said wafer and an electrode in said apparatus spaced from said wafer;
and
(iii) negatively biasing said wafer with respect to said spaced electrode within a range of from about -100 to -3000 volts DC by electrically connecting said wafer to the negative terminal of a DC power supplying having its positive terminal electrically connected to said spaced apart electrode;
and
(iv) maintaining said apparatus under a vacuum within a range of from about 0.1 Torr to about 10.sup.-5 Torr;
(e) then removing, from side surfaces of said trench, etch residues remaining from said etching step;
(f) thereafter growing a thermal oxide layer on the surfaces of said trench which will serve as the dielectric of said capacitor by:
(i) heating said silicon wafer to a temperature within a range of from about 900.degree. C. to about 1100.degree. C.;
(ii) exposing said silicon wafer to a gaseous source of oxygen while maintaining said silicon wafer within said temperature range;
and
(iii) continuing to expose said silicon wafer to said gaseous source of oxygen at said temperature for a period of from about 20 minutes to about 60 minutes;
whereby sufficient activation energy, in the form of thermal energy, will be supplied to the implanted wafer to permit the silicon in said silicon wafer to form Si-O bonds with said implanted oxygen atoms in said selected oxygen-implanted regions of said wafer;
and
(g) filling said trench with polysilicon to form the other electrode of said capacitor.

16 more elements

Dependencies are inferred from the claim text.