US 5,179,349 AGranted

Start coincidence circuit of asynchronous signals

AssigneeAndo Electric Co., Ltd.

InventorTadakazu Endo

Life of this patent

Estimating the term…

Loading patent…

Abstract

A start coincidence circuit of asynchronous signals has a short route in the synchronous control unit and operable at 10 ns (100 MHz). The start coincidence circuit of asynchronous signal employs a synchronous control unit (4) comprising a gate (11) for receiving a reference signal (6A), an FF (12) for receiving a synchronous signal (5), an FF (13) for receiving the synchronous signal (5) and an output of the gate (11), an FF (14) for receiving an output of the FF (12) and and a reference signal (6B), an FF (15) for receiving an output of the FF (12) and the reference signal (6B), a delay circuit (16) for receiving an output of the FF (13) and a gate (17) for receiving the output of the gate (11), an output of the delay circuit (16) and an output of the FF (15) supplying an output to R terminals of the FF (12), the FF (14) and the FF (15).

Claims1

Dependent claims

A start coincidence circuit of asynchronous signal comprising a first signal generator for producing a first reference signal, a second signal generator for producing a second reference signal, a synchronous control unit receiving the first reference signal, the second reference signal and the synchronous signal for producing a third reference signal to coincide with the start of the first and the second reference signals, wherein the start coincidence circuit of asynchronous signal further includes:

a first gate for receiving the first reference signal;
a first flip-flop for receiving the synchronous signal;
a second flip-flop for receiving the synchronous signal and an output of the first gate;
a third flip-flop for receiving an output of the first flip-flop and the second reference signal;
a fourth flip-flop for receiving an output of the first flip-flop and the second reference signal and for outputting the third reference signal;
a delay circuit for receiving an output of the second flip-flop and a second gate for receiving the output of the first gate, an output of the delay circuit and an output of the third flip-flop and for supplying an output to R terminals of the first-flop, the third flip-flop and the fourth flip-flop.

3 more elements

Dependencies are inferred from the claim text.