US 5,179,348 A · Progression of states numerically controlled oscillator

Abstract

A numerically controlled oscillator includes a number of N-bit adders that perform parallel addition of a frequency setting word to an accumulated output. A first adder adds the frequency setting word to the accumulated output. A second adder adds a multiple of the frequency setting word to the accumulated output. Additional adders may be included to add other multiples of the frequency setting word to the accumulated output. The sum output of the adder in which the highest multiple of the frequency setting word is added is saved as the new accumulated output. The outputs of all the adders are saved and are mutliplexed out in sequence at a predetermined clock rate as a series of input values to a sine lookup table in a ROM. The outputs from the ROM form the digitized samples of a sine wave at the predetermined clock rate. The frequency setting word is applied to the adders at a reduced clock rate that is lower than the predetermined clock rate so that the adders operate at the reduced clock rate. Thus, the digitized samples of the sine wave are output at the predetermined clock rate that is greater than the clock rate at which the adders are required to operate.

Claims7

Dependent claims

A numerically controlled oscillator that generates output samples of a digitally synthesized signal having a fundamental frequency controlled by a digital input word, said oscillator comprising:

an input register that receives said digital input word at a first accumulator data rate and provides said digital word as an increment output value;
a first adder that adds said increment output value to a feedback signal to provide a first sum output signal;
a second adder that adds a multiple of said increment output value derived from said increment output value and said feedback signal to provide a second sum output signal;
a first register that latches said first sum output signal at said first accumulator data rate to provide a first latched sum signal;
a second register that latches said second sum output signal at said first accumulator data rate to provide a second latched sum signal, said second latched sum signal corresponding to said feedback signal;
and
a multiplexer that receives said first and second latched sum signals from said first and second registers and provides the first and second latched sum signals as sequential outputs at a second accumulator data rate which is a multiple of said first accumulator data rate, said sequential outputs corresponding to the radian angle of said synthesized digital signal.

4 more elements

A numerically controlled oscillator that outputs a periodic sequence of digital output values to an output channel at an accumulator clock rate, said periodic sequence having a potentially variable fundamental frequency which is controlled by a digital input word stored in an input register and continuously updated at an update clock rate, said oscillator comprising first and second parallel channels, each channel connected to receive said stored digital input word from said input register, said first and second parallel channels simultaneously and periodically outputting first and second consecutive digital values in said periodic sequence of digital output values, said first and second parallel channels each further connected to receive said second consecutive digital value as a feedback signal, said first channel adding said second consecutive digital value to said stored digital input word to generate a new first consecutive digital value, said second channel adding said second consecutive digital value to a binary multiple of said stored digital input word to generate a new second consecutive digital value, said oscillator further comprising a recombining circuit connected to receive said first and second consecutive digital values from said first and second parallel channels, respectively, said recombining circuits further being coupled to transfer said first and second consecutive digital values in proper sequence to said output channel.

Dependencies are inferred from the claim text.

Progression of states numerically controlled oscillator

Life of this patent

Progression of states numerically controlled oscillator

Life of this patent

Abstract

Claims7