Unity gain amplifier with high slew rate and high bandwidth

A unity gain amplifier, comprising in combination:

• (a) a PNP input transistor, an NPN input transistor, a PNP output transistor, and an NPN output transistor, each having an emitter, a base, and a collector, the bases of the PNP input transistor and the NPN input transistor receiving an input signal, the NPN output transistor and the PNP output transistor being coupled to an output conductor to produce an output signal;
• (b) a first PNP transistor and a first NPN transistor coupled between the PNP input transistor and the NPN output transistor to produce a PNP V.sub.BE voltage drop and an NPN V.sub.BE voltage rise to offset a PNP V.sub.BE voltage rise of the PNP input transistor and an NPN V.sub.BE voltage drop of the NPN output transistor, respectively;
• (c) a second PNP transistor and a second NPN transistor coupled between the NPN input transistor and the PNP output transistor to produce a PNP V.sub.BE voltage drop and an NPN V.sub.BE voltage rise to offset a PNP V.sub.BE voltage rise of the PNP output transistor and an NPN V.sub.BE voltage drop of the NPN input transistor, respectively;
• (d) first current mirror means, including a first control transistor coupled to the collector of the NPN input transistor and a first current mirror output transistor for supplying increased current to charge a parasitic capacitance in a first signal path including emitter base junctions of the PNP input transistor, the first NPN transistor, the first PNP transistor, and the NPN output transistor in response to a positive-going transition of the input signal, the ratio of the emitter area of the first current mirror output transistor to the emitter area of the first control transistor being in the range of approximately 0.70 to 1.00;
• and
• (e) second current mirror means, including a second control transistor coupled to the collector of the PNP input transistor and a second current mirror output transistor, for supplying increased current to discharge a parasitic capacitance in a second signal path including emitter base junctions of the NPN input transistor, the second PNP transistor, the second NPN transistor, and the PNP output transistor in response to a negative-going transition of the input signal, the ratio of the emitter area of the second current mirror output transistor to the emitter area of the second control transistor being in the range of approximately 0.70 to 1.00, the gains of the first and second current mirror means having values that result in critically damped high frequency response of the unity gain amplifier in response to high speed transitions of the input signal.

A method of improving slew rate and bandwidth of a unity gain amplifier including a PNP input transistor, an NPN input transistor, a PNP output transistor, and an NPN output transistor, first coupling means for coupling an emitter of the PNP input transistor to a base of the NPN output transistor, and second coupling means for coupling an emitter of the NPN input transistor to a base of the PNP output transistor, the method comprising the steps of:

• (a) applying a fast-rising transition of an input signal to bases of the PNP and NPN input transistors, reducing a V.sub.BE voltage of the PNP input transistor and reducing a collector current thereof, and simultaneously increasing a V.sub.BE voltage of the NPN input transistor and increasing a collector current thereof;
• (b) causing the collector current of the NPN input transistor to flow through a control transistor in a first current mirror, thereby increasing an output current of the first current mirror, the first current mirror having a DC gain in the range of approximately 0.70 to 1.00;
• (c) supplying the output current of the first current mirror to the first coupling means to rapidly charge a parasitic capacitance of the first coupling means, to thereby produce a fast-rising transition of an output signal in response to the fast-rising transition of the input signal;
• (d) applying a fast-falling transition of the input signal to the bases of the PNP and NPN input transistors, thereby increasing a V.sub.BE voltage of the PNP input transistor and increasing a collector current thereof, and decreasing a V.sub.BE voltage of the NPN input transistor and decreasing a collector current thereof;
• (e) causing the collector current of the PNP input transistor to flow through a control transistor of a second current mirror, thereby increasing an output current thereof, the second current mirror having a DC gain in the range of approximately 0.70 to 1.00;
• (f) causing the output current of the second current mirror to discharge a parasitic capacitance associated with the second coupling means to thereby produce a fast-falling transition of the output signal in response to the fast-falling transition of the input signal;
• (g) establishing a first bias current in the control transistor of the first current mirror by coupling a first constant current source to the control transistor of the first current mirror and causing the first bias current to flow in the first constant current source;
• (h) establishing a second bias current to flow in the control transistor of the second current mirror by coupling a second constant current source to the control transistor of the second current mirror and causing the second bias current to flow in the second constant current source;
• (i) operating an NPN Darlington driver transistor included in the first coupling means and coupled between the base of the NPN output transistor and the emitter of the PNP input transistor to reduce frequency response peaking of the unity gain amplifier caused by current gain rolloff of the NPN output transistor due to large output currents produced in response to high level, fast transition input signals;
• and
• (j) operating a PNP Darlington driver transistor included in the second coupling means and coupled between the base of the PNP output transistor and the emitter of the NPN input transistor to reduce frequency response peaking of the unity gain amplifier caused by current gain rolloff of the PNP output transistor due to large output currents produced in response to high level, fast transition input signals.

A method of improving slew rate and bandwidth of a unity gain amplifier including a PNP input transistor, an NPN input transistor, a PNP output transistor, and an NPN output transistor, first coupling means for coupling an emitter of the PNP input transistor to a base of the NPN output transistor, and second coupling means for coupling an emitter of the NPN input transistor to a base of the PNP output transistor, the method comprising the steps of:

• (a) applying a fast-rising transition of an input signal to bases of the PNP and NPN input transistors, reducing a V.sub.BE voltage of the PNP input transistor and reducing a collector current thereof, and simultaneously increasing a V.sub.BE voltage of the NPN input transistor and increasing a collector current thereof;
• (b) causing the collector current of the NPN input transistor to flow through a control transistor in a first current mirror, thereby increasing an output current of the first current mirror, the first current mirror having a DC gain in the range of approximately 0.70 to 1.00;
• (c) supplying the output current of the first current mirror to the first coupling means to rapidly charge a parasitic capacitance of the first coupling means, to thereby produce a fast-rising transition of an output signal in response to the fast-rising transition of the input signal;
• (d) applying a fast-falling transition of the input signal to the bases of the PNP and NPN input transistors, thereby increasing a V.sub.BE voltage of the PNP input transistor and increasing a collector current thereof, and decreasing a V.sub.BE voltage of the NPN input transistor and decreasing a collector current thereof;
• (e) causing the collector current of the PNP input transistor to flow through a control transistor of a second current mirror, thereby increasing an output current thereof, the second current mirror having a DC gain in the range of approximately 0.70 to 1.00;
• (f) causing the output current of the second current mirror to discharge a parasitic capacitance associated with the second coupling means to thereby produce a fast-falling transition of the output signal in response to the fast-falling transition of the input signal;
• (g) establishing a first bias current in the control transistor of the first current mirror by coupling a first constant current source to the control transistor of the first current mirror and causing the first bias current to flow in the
• (h) establishing a second bias current to flow in the control transistor of the second current mirror by coupling a second constant current source to the control transistor of the second current mirror and causing the second bias current to flow in the second constant current source;
• and
• (i) compensating the input offset voltage of the unity gain circuit by connecting a first NPN transistor and first PNP transistor between the emitter of the PNP input transistor and the base of the NPN output transistor to produce an NPN V.sub.BE voltage rise and a PNP V.sub.BE voltage drop in a path between the emitter of the PNP input transistor and the base of the NPN output transistor, and also connecting a second PNP transistor and a second NPN transistor between the emitter of the NPN input transistor and the base of the PNP output transistor to produce a PNP V.sub.BE voltage drop and an NPN V.sub.BE voltage rise in a path between the emitter of the NPN input transistor and the base of the PNP output transistor.

A method of improving slew rate and bandwidth of a unity gain amplifier including a PNP input transistor, an NPN input transistor, a PNP output transistor, and an NPN output transistor, first coupling means for coupling an emitter of the PNP input transistor to a base of the NPN output transistor, and second coupling means for coupling an emitter of the NPN input transistor to a base of the PNP output transistor, the method comprising the steps of:

• (a) applying a fast-rising transition of an input signal to bases of the PNP and NPN input transistors, reducing a V.sub.BE voltage of the PNP input transistor and reducing a collector current thereof, and simultaneoulsy increasing a V.sub.BE voltage of the NPN input transistor and increasing a collector current thereof;
• (b) causing the collector current of the NPN input transistor to flow through a control transistor in a first current mirror, thereby increasing an output current of the first current mirror;
• the first current mirror having a current gain in the range of approximately 0.70 to 1:00;
• (c) supplying a first portion of the output current of the first current mirror directly into a first parasitic capacitance associated with the first coupling means, to rapidly charge the first parasitic capacitance and thereby produce a fast-rising transition of an output signal in response to the fast-rising transition of the input signal and causing a second portion of the output current of the first current mirror to flow through a first diode and a second diode;
• (d) applying a fast-falling transition of the input signal to the bases of the PNP and NPN input transistors, thereby increasing a V.sub.BE voltage of the PNP input transistor and increasing a collector current thereof, and decreasing a V.sub.BE voltage of the NPN input transistor and decreasing a collector current thereof;
• (e) causing the collector current of the PNP input transistor to flow through a control transistor of a second current mirror, thereby increasing an output current thereof, the second current mirror having a current gain in the range of approximately 0.70 to 1.00;
• and
• (f) sinking a first portion of the output current of the second current mirror directly out of a second parasitic capacitance associated with the second coupling means to rapidly discharge the second parasitic capacitance and thereby produce a fast-falling transition of the output signal in response to the fast-falling transition of the input signal, and causing a second portion of the output current of the second current mirror to flow through the first and second diodes to bias the PNP output transistor and the NPN output transistor, the gains of the first and second current mirrors having values that result in critically damped high frequency response of the unity gain amplifier in response to high speed transitions of the input signal.

An operational transconductance amplifier, comprising in combination:

• unity gain amplifier including
• (1) a PNP input transistor, an NPN input transistor, a PNP output transistor, and an NPN output transistor, each having an emitter, a base, and a collector, the bases of the PNP input transistor and the NPN input transistor receiving an input signal, the NPN output transistor and the PNP output transistor being coupled to a first output conductor to produce an output signal;
• (2) first means for coupling the emitter of the PNP input transistor to the base of the NPN output transistor;
• (3) second means for coupling the emitter of the NPN input transistor to the base of the PNP output transistor;
• (4) first current mirror means, including a first control transistor coupled to the collector of the NPN input transistor, for supplying increased current directly into a first parasitic capacitance associated with the first coupling means in response to a positive-going transition of the input signal, the first current mirror means having a current gain in the range of approximately 0.70 to 1.00;
• (5) second current mirror means, including a second control transistor coupled to the collector of the PNP input transistor, for sinking increased current directly from a second parasitic capacitance associated with the second coupling means in response to a negative-going transition of the input signal, the second current mirror means having a current gain in the range of approximately 0.70 to 1.00;
• (6) first and second diodes coupled in series between the bases of the NPN output transistor and the PNP output transistor, current flowing from the first current mirror means also flowing through the first and second diodes to the second current mirror means and biasing both the NPN output transistor and the PNP output transistor to an ON condition, the gains of the first and second current mirror means having values that result in damped high frequency response of the unity gain amplifier in response to high speed transitions of the input signal, wherein the NPN output transistor is an output transistor of a first Darlington circuit and the PNP output transistor is an output transistor of a second Darlington circuit, an NPN Darlington driver transistor in the first means having a base coupled to the emitter of the PNP input transistor and having an emitter connected to the base of the NPN output transistor, and a PNP Darlington driver transistor in the second means having a base coupled to the emitter of the NPN input transistor and an emitter connected to the base of the PNP output transistor;
• (b) a third current mirror means, including a third control transistor coupled to the collector of the NPN output transistor, for supplying an output current mirrored from the collector of the NPN output transistor to a second output conductor;
• (c) a fourth current mirror means, including a fourth control transistor coupled to the collector of the PNP output transistor, for supplying an output current mirrored from the collector of the PNP output transistor to the second output conductor.