US 5,177,440 AGranted

Testing of integrated circuits using clock bursts

AssigneeLSI Logic Corporation

InventorsRobert M. Walker, III, Dick L. Liu

Life of this patent

Estimating the term…

Loading patent…

Abstract

A method of testing integrated circuits at high operating speeds is provided which is applicable to sequential logic circuits such as ASICs. A general purpose ASIC tester applies test vectors to the integrated circuit under test. The logic input signals are held unchanged and a series of high speed clock signals (a clock burst) are applied to the clock terminals of the integrated circuit. These clock signals are provided at the speed at which it is desired to test the integrated circuit. Then the output terminals are observed to determined if the device is in the expected state (as determined by simulation) after the clock burst. The process is repeated until no further output terminals change state, and then the device may be reinitialized and another series of state changes initiated. Thus every path in the circuit may be tested at high speed by a conventional low speed tester.

Claims4

Dependent claims

A device for testing an electronic circuit having a plurality of sequential logic elements comprising:

means for applying test signals to logic input terminals of the electronic circuit;
a simulator for determining expected output signals of the electronic circuit as a result of the applied test signals so as to determine that the output signals are in a known state;
means for observing output signals at output terminals of the circuit during a period when no clock signals are applied for the purpose of testing the circuit;
a clock signal generator external to the circuit for applying at least two clock signals to a clock input terminal of the circuit at a predetermined frequency at least approximately equal to a specified operating speed of the circuit;
and
means for comparing the observed output signals at the output terminals to the expected output signals so as to determine that the circuit functions at the predetermined frequency for substantially all the elements of the plurality of sequential logic elements.

3 more elements

Dependencies are inferred from the claim text.