Ratiometric A/D converter with non-rationometric error offset
AssigneeCrystal Semiconductor Corporation
InventorsDonald A. Kerth, Douglas S. Piasecki
Life of this patent
Estimating the term…
Loading patent…
AssigneeCrystal Semiconductor Corporation
InventorsDonald A. Kerth, Douglas S. Piasecki
Estimating the term…
A ratiometric converter is provided that is comprised of a dual converter system utilizing a first converter (36) and a second converter (38). The second converter (38) is operable to receive the input voltage from a load cell (10) on sense lines (12) and (14) and compare them with an internal reference. Similarly, the first A/D converter (36) is operable to receive the reference voltage to the load cell (10) and compare it with the internal reference. The output of each of the converters (36) and (38) is then input to subtraction circuits (78) and (84), respectively, in the digital domain. In a calibration mode, switches (72) and (73) shorts the reference nodes in the load cell (10) together to determine the non-ratiometric offsets., These offsets are then stored in registers (80) and (86) for the reference voltage and the input voltage, respectively. During operation, the offsets are then input to the subtraction blocks (78) and 84) and a digital subtraction performed on the output of both converters (36) and (38). The output of the subtraction blocks (78) and (84) are then input to a ratiometric operator block (52) to perform a digital division thereon. This results in a ratiometric output that has the non-ratiometric offsets removed. Thereafter, the signal is input to a system calibration block (32) to remove ratiometric errors.
A ratiometric converter with non-ratiometric offset correction, comprising:
A ratiometric converter with non-ratiometric offset correction, comprising:
A method for providing non-ratiometric offset correction in a ratiometric converter, comprising the steps of:
The method of clam 23, wherein the step of determining the non-ratiometric offset values comprises determining the first and second non-ratiometric offset values for each input sense signal value and each input reference signal value, respectively, processed by the respective first and second analog-to-digital converters in a first pass through the first and second analog-to-digital converters and subtracting in a second pass of the input sense signal value and each input reference signal value, respectively, through the first and second analog-to-digital converters the determined first and second non-ratiometric offset values from the output of the first and second analog-to-digital converters, respectively, to provide the corrected digital reference signal and digital sense signal for input to the divider circuit.
Dependencies are inferred from the claim text.