Multiple-input four-quadrant multiplier
AssigneeSiemens Aktiengesellschaft
InventorRichard Stepp
Life of this patent
Estimating the term…
Abstract
A four-quadrant multiplier based on a Gilbert cell is utilized to multiply several signals by a similar signal. The transistors in two pairs of coupled differential amplifiers of one input terminal of the inner multiplier that is activated like a Gilbert cell by way of a diode-and-transistor section have several emitters. Each pair of emitters in the right and the left branch of the miltiplier can be oppositely activated by way of a source of variable current or by way of a series of a transistor and a source of current. To process square-wave signals, the source of variable current is a source that can be engaged and disengaged by I.sup.2 L gates.
Claims5
A four-quadrant multiplier in the form of a monolithic integrated electronic circuit, comprising:
- two signal-output terminals, one of which signal-output terminal consists of a first transistor with its collector connected to the collector of a third transistor and, via a first resistance, to a supply potential;
- and
- the other signal-output terminal consisting of a second transistor with its collector connected to the collector of a fourth transistor and, via a second resistance, to the supply potential;
- wherein the base of the first transistor is connected to the base of the fourth transistor, to the collector of a fifth transistor, and to the cathode of a first diode;
- and
- wherein the base of the second transistor is connected to the base of the third transistor, to the collector of a sixth transistor, and to the cathode of a second diode;
- wherein the anode of the first diode is connected, along with the anode of the second diode and via a third resistor, to the supply potential, wherein the emitters of the fifth transistor and of the sixth transistor are coupled to reference potential via a source of constant current, wherein the base of the sixth transistor comprises one of the multiplier's input terminals and the base of the fifth transistor comprises the other input terminal, wherein the first four transistors are multiple-emitter transistors, wherein each emitter of the first transistor is connected to one emitter of the second transistor and to the current-input terminal of a source of variable current, wherein the current-output terminal of the respective source of variable current is connected to reference potential, wherein the control-input terminal of each of said respective sources of variable current are non-inverting input terminals, such that each emitter of the third transistor is connected to a corresponding emitter of the fourth transistor and to the current-input terminal of an individual source of variable current, such that each current-output terminal of each of said respective sources of variable current is connected to reference potential, and wherein the control-input terminals of said sources of variable current are inverting input terminals.
Dependencies are inferred from the claim text.