Comparator circuit implemented in the bipolar and MOS technology
AssigneeSGS-Thomson Microelectronics S.A.
InventorsAlberto Gola, Angelo Alzati, Aldo Novelli
Life of this patent
Estimating the term…
Loading patent…
AssigneeSGS-Thomson Microelectronics S.A.
InventorsAlberto Gola, Angelo Alzati, Aldo Novelli
Estimating the term…
An electronic comparator circuit having a high speed during switch phase and combining the advantages of bipolar technology with those of CMOS technology. The circuit consists of a differential stage input circuit having a differential pair of bipolar transistors forming its outputs. The output stage contains a pair of MOS transistors having gate electrodes in common. The pair of MOS transistors is connected on one side to the outputs of the input portion and on the other side to a positive supply pole via a current mirror circuit. The output contains another pair of MOS transistors with gate electrodes in common connected between the outputs of the input portion and ground. The drain electrode of the first pair of MOS transistors forms the output for the comparator.
An electronic comparator circuit of a type which comprises a first, differential stage input circuit portion provided with a differential pair of bipolar transistors with collectors constituting respective outputs of said input portion, characterized in that it incorporates an output stage comprising a first pair of MOS transistors, with gate electrodes in common, being respectively connected on the one side to said outputs and on the other side to a positive supply pole via a current mirror circuit, and a second pair of MOS transistors, with gate electrodes in common, being connected between said outputs and ground, a drain electrode of said first pair of MOS transistors forming an output terminal for the comparator.
Dependencies are inferred from the claim text.