Back to results
US 5,068,704 AGranted
Method of manufacturing semiconductor device
AssigneeKabushiki Kaisha Toshiba
InventorsAkio Nakagawa, Kaoru Imamura, Ryo Sato, Tadahide Hoshi
Life of this patent
Estimating the term…
Loading patent…
Loading patent…
AssigneeKabushiki Kaisha Toshiba
InventorsAkio Nakagawa, Kaoru Imamura, Ryo Sato, Tadahide Hoshi
Estimating the term…
A method of manufacturing a semiconductor device comprising the steps of bringing a mirror-polished surface of a first semiconductor substrate of a first conductivity type into contact with a mirror-polished surface of a second semiconductor substrate of a second conductivity type having an impurity concentration which is lower than that of said first conductivity type, in a clean atmosphere, and thermally heating said first and second semiconductor substrates so that they unite. Impurity is diffused from said first semiconductor substrate into said second semiconductor substrate, thereby forming a diffusion layer of a first conductivity type in said second semiconductor substrate. A total amount of impurity of said diffusion layer is 1.times.10.sup.13 /cm.sup.2 to 2.times.10.sup.15 /cm.sup.2, to form a pn junction in said second semiconductor substrate.
In a semiconductor device, the improvement comprising a first semiconductor substrate of a first conductivity type and a second semiconductor substrate of a second conductivity type, which is bonded to said first semiconductor substrate, wherein an emitter region of the first conductivity type is formed in the bonding surface of said second substrate and a total amount per unit area of impurity of said emitter region is 1 .times. 10.sup.13 /cm.sup.2 to 2 .times. 10.sup.15 /cm.sup.2, the thickness of said emitter region is 7 .mu.m or less, and a number of crystal defects exist on the bonding interface, so that an emitter injection efficiency is lowered.
A conductivity modulation type MOS filed effect transistor, comprising a semiconductor substrate of a first conductivity type and a second semiconductor substrate of a second conductivity type, which is bonded to said first semiconductor substrate, wherein an emitter region of the first conductivity type is formed in the bonding surface of said second substrate and a total amount per unit area of impurity of said emitter region is 1 .times. 10.sup.13 /cn.sup.2 to 2 .times. 10.sup.15 /cm.sup.2, the thickness of said emitter region is 7 .mu.m or less, a number of crystal defects exist on the bonding interface, so that an emitter injection efficiency is lowered, source and drain regions are formed in the surface of the second substrate, a gate insulating layer is formed on the surface of the second substrate, and a gate electrode is formed on the gate insulating layer.
Dependencies are inferred from the claim text.