Video dot clock generator
AssigneeIntegrated Circuit Systems, Inc.
InventorsJere W. Hohmann, Bruce J. Rogers, Stephen A. Ransom, Daniel M. Clementi
Life of this patent
Estimating the term…
Loading patent…
AssigneeIntegrated Circuit Systems, Inc.
InventorsJere W. Hohmann, Bruce J. Rogers, Stephen A. Ransom, Daniel M. Clementi
Estimating the term…
A video dot clock generator includes a phase-locked loop (PLL) which includes a voltage controlled oscillator, a frequency divider, a phase comparator and a loop filter. The voltage controlled oscillator (VCO) is programmable to provide multiple frequency ranges for a given range of control voltages applied to the oscillator. The programming affects both the frequency range and the gain of the VCO. The phase comparator includes circuitry which simulates a predetermined minimum phase error which, when compensated for, substantially eliminates jitter in the dot clock signal. The frequency divider used in the PLL and a similar frequency divided used to generate the reference signals for the phase comparator are programmable via an internal memory which also holds programmable control signals for the VCO. The memory, in turn, may be programmed by the user to achieve desired frequency and loop again characteristics for a given application.
Apparatus for use in generating multiple clock signals, comprising:
Apparatus for use in generating multiple clock signals, comprising:
Apparatus for use ian generating multiple-clock signals, comprising:
A method for generating a signal representing a variance from a predetermined phase relationship between a reference oscillatory signal and a variable oscillatory signal comprising the steps of:
Apparatus for use in generating multiple clock signals, comprising:
Dependencies are inferred from the claim text.