Method of producing a thin silicon-on-insulator layer
AssigneeThe United States of America as represented by the Secretary of the Navy
InventorsDavid J. Godbey, Harold L. Hughes, Francis J. Kub
Life of this patent
Estimating the term…
Loading patent…
AssigneeThe United States of America as represented by the Secretary of the Navy
InventorsDavid J. Godbey, Harold L. Hughes, Francis J. Kub
Estimating the term…
A process for fabricating thin film silicon wafers using a novel etch stop composed of a silicon-germanium alloy includes properly doping a prime silicon wafer for the desired application, growing a strained Si.sub.1-x Fe.sub.x alloy layer onto seed wafer to serve as an etch stop, growing a silicon layer on the strained alloy layer with a desired thickness to form the active device region, oxidizing the prime wafer and a test wafer, bonding the oxide surfaces of the test and prime wafers, machining the backside of the prime wafer and selectively etching the same to remove the silicon, removing the strained alloy layer by a non-selective etch, thereby leaving the device region silicon layer. In an alternate embodiment, the process includes implanting germanium, tin or lead ions to form the strained etch stop layer.
A method of forming a thin semiconductor layer upon which semiconductor structures can be subsequently formed, comprising the steps of:
Dependencies are inferred from the claim text.