Fault capture/fault injection system
AssigneeUnisys Corporation
InventorsLarry L. Byers, Kay Tsang, James H. Scheuneman, Penny Svenkeson
Life of this patent
Estimating the term…
Loading patent…
AssigneeUnisys Corporation
InventorsLarry L. Byers, Kay Tsang, James H. Scheuneman, Penny Svenkeson
Estimating the term…
Apparatus for detecting and isolating the occurrence of faults in a digital electronic system so as to reduce the mean-time-to-repair. Associated with the logic circuitry to be monitored is a fault indicator which produces a fault signal when a malfunction occurs. Fault capture circuitry is arranged in a hierarchical manner and provides a group fault output signal when one of the fault indicators generates a fault signal. A programmable controller is provided which receives the group fault signal as an interrupt and which then responds by transferring registered fault event signals to a dynamic string register, rearming the error detection used to trap a fault signal and logging the fault location in a memory for later readout by a maintenance processor or the like. The dynamic string allows communications to take place using a scan/set protocol.
In a digital electronic system, apparatus for detecting and isolating faulty operation comprising, in combination:
Dependencies are inferred from the claim text.