Back to results
US 4,982,265 AGranted
Semiconductor integrated circuit device and method of manufacturing the same
AssigneesHitachi, Ltd., Hitachi Tobu Semiconductor, Ltd., Akita Electronics Co., Ltd.
InventorsMasayuki Watanabe, Toshio Sugano, Seiichiro Tsukui, Takashi Ono, Yoshiaki Wakashima
Life of this patent
Estimating the term…
Abstract
In the present invention, memory chips are stuck together in stacked fashion by TAB (tape automated bonding), and a multiple memory chip and lead complex like an SOP (small out-line package) is formed of the chips and leads, whereby a memory module of high packaging density can be realized by a flat packaging technique.
Claims4
A semiconductor integrated circuit memory device comprising:
- (a) first and second semiconductor chips each of which has a substantially rectangular flat shape and has first and second principal surfaces;
- (b) a number of bump electrode pads provided near a pair of opposing sides of said first principal surfaces of each of said semiconductor chips;
- (c) a number of leads each of which is made of metal sheet, each said lead connected with the corresponding bump electrode pads of each chip;
- (d) a module base plate;
- (e) an insulating member coated between said second principal surface of said first chip and said first principal surface of said second chip;
- (f) a plurality of connection terminals formed on said module base plate, said plurality of terminals are connected with said number of leads;
- and
- wherein the second semiconductor chip is stacked over the first semiconductor chip, and wherein the number of connection terminals is greater than the number of bump electrodes in one chip, and smaller than the total amount of bump electrodes of said semiconductor chips.
5 more elements
A semiconductor integrated circuit memory device comprising:
- (a) first and second semiconductor chips each of which has a substantially rectangular flat shape and has first and second principal surfaces;
- (b) a number of bump electrode pads provided near a pair of opposing sides of said first principal surfaces of each of said semiconductor chips;
- (c) a number of leads each of which is made of metal sheet, each said lead connected with the corresponding bump electrode pads of each chip;
- (d) a module base plate;
- (e) an insulating member coated between said first principal surface of said first chip and said second principal surface of said second chip;
- wherein the second semiconductor chip is stacked over the first semiconductor chip, and each said bump electrode on said first chip and at least one bump electrode on said second chip is connected by at least one said lead to said base plate, and each said bump electrode on said second chip, with the exception of said at least one bump electrode connected to said base plate, is connected by one said metal sheet lead to the lead of said first chip that is directly beneath said bump electrode, and said connection being above the principal surface of said module base plate.
3 more elements
A semiconductor integrated circuit memory device comprising:
- (a) first and second semiconductor chips each of which has a substantially rectangular flat shape and has first and second principal surfaces;
- (b) a plurality of bump electrode pads disposed on one of said first and second principal surfaces near a pair of opposing sides of said principal surfaces of each of said semiconductor chips;
- (c) a plurality of leads, each of which is made of metal sheet, each said lead connected with the corresponding bump electrode pads of each chip;
- (d) a module base plate;
- (e) an insulating member coated between said second principal surface of said first chip and said first principal surface of said second chip;
- wherein at least one of said bump electrodes on said first chip is arranged so as to mirror image location with respect to a corresponding one of said bump electrodes on said second chip, and said second chip is stacked above said first chip, wherein bump electrodes on said first chip which contact corresponding bump electrodes on said second chip are connected by one said lead to the module base plate, and bump electrodes on said chips which do not contact bump electrodes on the opposing chip in said stacked array are connected by one said lead to the module base plate.
3 more elements
Dependencies are inferred from the claim text.