US 4,942,579 AGranted

High-speed, high-capacity, fault-tolerant error-correcting storage system

AssigneeCab-Tek, Inc.

InventorsTheodore J. Goodlander, Jose M. Valdepenas, Ricardo E. V. McCaskey, Gerardo Vizcaino

Life of this patent

Estimating the term…

Loading patent…

Abstract

A storage system for dynamic and trasparent error correction has a number of first individual storage devices for information and a second individual storage device for error code bits that are used to correct the information when one of the storage devices detects an error. Each error code bit is generated from the information at respective bit positions across the first storage devices. Storage device controllers are connected between a user CPU interface and respective storage devices for operating them concurrently. The interface includes an interface CPU for controlling the storage device controllers and translating the interface convention of user CPU requests into the interface convention of the storage devices. A buffer memory is connected to data surface associated with the respective storage devices. The interface CPU includes logic for immediately acknowledging a write to the associated storage device upon the data being placed in the buffer memory. The interface CPU also includes logic for checking data in the buffer memory and indicating it as having been read from an associated storage device without an actual read, whereby the buffer memory acts as a cache.

Claims9

Dependent claims

In a high-capacity, error-correcting virtual disk drive storage device for a computer comprising:

a single interfacing logic portion for interfacing with a user CPU, the interfacing logic portion including disk drive controller interface means for interfacing with a standard disk drive controller through which the user CPU is connected to the virtual disk drive storage device;
a plurality of standard disk drives adapted to interface with a standard disk drive controller at an input interface thereof,
a plurality of disk drive controllers connected between the interfacing logic portion and respective ones of the plurality of disk drives, each of the disk drive controllers including controller interface means for presenting a standard system disk drive controller interface to the input interface of its respective disk drive, a data buffer for transferring data to and from its respective disk drive, and parity generator means for generating a parity bit for standard length groups of bits being transferred to its respective disk drive;
virtual disk drive parity generation means for generating parity bits associated as part of data groupings of bits being transferred to the disk drives;
and,
reconstruct logic means for sensing a parity error condition from one of the disk drives in combination with a parity error in one of the data groupings of bits as indicated by a parity bit generated by the virtual disk drive parity generation means and for using the knowledge of which of the disk drives' data is in error in combination with the parity bit generated by the virtual disk drive parity generation means to logically reconstruct an erroneous bit creating the joint parity error condition, the improvement for assuring high-speed operation of the virtual disk drive storage device comprising:
(a) the data buffers in combination comprising FIFO buffer means for holding a plurality of sequential data groupings;
and,
(b) the disk drive controllers each including data transfer logic for transferring respective ones of a sequence of the data groupings from their respective disk drives into said FIFO data buffer means asynchronously and for informing the standard disk drive controller through which the user CPU is connected to the virtual disk drive storage device that a requested read operation is complete only when there are sufficient ones of the sequence of the data groupings being read from all the disk drives to assure that the user CPU cannot remove the sequence of the data groupings being read from all the disk drives from said FIFO data buffer means faster than remaining ones of the sequence of the data groupings being read from all the disk drives are read asynchronously into said FIFO data buffer means.

6 more elements

In a high-capacity, error-correcting virtual disk drive storage device for a computer comprising:

a single interfacing logic portion for interfacing with a user CPU, the interfacing logic portion including disk drive controller interface means for interfacing with a standard disk drive controller through which the user CPU is connected to the virtual disk drive storage device;
a plurality of standard disk drives adapted to interface with a standard disk drive controller at an input interface thereof;
a plurality of disk drive controllers connected between the interfacing logic portion and respective ones of the plurality of disk drives, each of the disk drive controllers including controller interface means for presenting a standard system disk drive controller interface to the input interface of its respective disk drive, a data buffer for transferring data to and from its respective disk drive, and parity generator means for generating a parity bit for standard length groups of bits being transferred to its respective disk drive;
virtual disk drive parity generation means for generating parity bits associated as part of data groupings of bits being transferred to the disk drives;
and,
reconstruct logic means for sensing a parity error condition from one of the disk drives in combination with a parity error in one of the data groupings of bits as indicated by a parity bit generated by the virtual disk drive parity generation means and for using the knowledge of which of the disk drives' data is in error in combination with the parity bit generated by the virtual disk drive parity generation means to logically reconstruct an erroneous bit creating the joint parity error condition, the improvement for assuring high-speed operation of the virtual disk drive storage device comprising:
(a) the data buffers in combination comprising FIFO buffer means for holding a plurality of sequential data groupings;
(b) the disk drive controllers each including data transfer logic for transferring respective ones of a sequence of the data groupings from their respective disk drives into said FIFO data buffer means asynchronously and for informing the standard disk drive controller through which the user CPU is connected to the virtual disk drive storage device that a requested read operation is complete only when there are sufficient ones of the sequence of the data groupings being read from all the disk drives to assure that the user CPU cannot remove the sequence of the data groupings being read from all the disk drives from said FIFO data buffer means faster than remaining ones of the sequence of the data groupings being read from all the disk drives are read asynchronously into said FIFO data buffer means;
(c) the interfacing logic portion including a control portion having CPU means operably connected to the plurality of disk drive controllers for controlling the sequence of operation of the disk drive controllers in writing data to and reading data from the disk drives;
and,
(d) a buffer memory into which data to be written to all the disk drives is placed prior to being transferred to a data buffer for transferring the data to an associated disk drive;
and wherein additionally,
(e) said CPU means includes logic for immediately acknowledging a write to the associated disk drive upon data to be written being placed in said buffer memory whereby read throughput of the virtual disk drive storage device is increased.

10 more elements

In a high-capacity, error-correcting virtual disk drive storage device for a computer comprising:

a single interfacing logic portion for interfacing with a user CPU, the interfacing logic portion including disk drive controller interface means for interfacing with a standard disk drive controller through which the user CPU is connected to the virtual disk drive storage device;
a plurality of standard disk drives adapted to interface with a standard disk drive controller at an input interface thereof;
a plurality of disk drive controllers connected between the interfacing logic portion and respective ones of the plurality of disk drives, each of the disk drive controllers including controller interface means for presenting a standard system disk drive controller interface to the input interface of its respective disk drive, a data buffer for transferring data to and from its respective disk drive, and parity generator means for generating a parity bit for standard length groups of bits being transferred to its respective disk drive;
virtual disk drive parity generation means for generating parity bits associated as part of data groupings of bits being transferred to the disk drives;
and,
reconstruct logic means for sensing a parity error condition from one of the disk drives in combination with a parity error in one of the data groupings of bits as indicated by a parity bit generated by the virtual disk drive parity generation means and for using the knowledge of which of the disk drives' data is in error in combination with the parity bit generated by the virtual disk drive parity generation means to logically reconstruct an erroneous bit creating the joint parity error condition, the improvement for assuring high-speed operation of the virtual disk drive storage device comprising:
(a) the data buffers in combination comprising FIFO buffer means for holding a plurality of sequential data groupings;
(b) the disk drive controllers each including data transfer logic for transferring respective ones of a sequence of the data groupings from their respective disk drives into said FIFO data buffer means asynchronously and for informing the standard disk drive controller through which the user CPU is connected to the virtual disk drive storage device that a requested read operation is complete only when there are sufficient ones of the sequence of the data groupings being read from all the disk drives to assure that the user CPU cannot remove the sequence of the data groupings being read from all the disk drives from said FIFO data buffer means faster than remaining ones of the sequence of the data groupings being read from all the disk drives are read asynchronously into said FIFO data buffer means;
(c) the interfacing logic portion including a control portion having CPU means operably connected to the plurality of disk drive controllers for controlling the sequence of operation of the disk drive controllers in writing data to and reading data from the disk drives;
and,
(d) a buffer memory into which data to be written to all the disk drive is placed prior to being transferred to a data buffer for transferring the data to an associated disk drive;
and wherein additionally,
(e) said CPU means includes logic for immediately acknowledging a write to the associated disk drive upon data to be written being placed in said buffer memory and logic for checking data in said buffer memory and indicating it as having been read from an associated disk drive without an actual read thereof when a read request therefor is received from a user whereby read throughout of the virtual disk drive storage device is increased and said buffer memory also acts as a cache memory.

10 more elements

Dependencies are inferred from the claim text.

Facts

Application: 07/317,048Filed 27 Feb 1989 · continuation
Priority: 2 Jun 1987
Granted: 17 Jul 1990
Term ends: Not estimatedThe source records don’t support an estimate.

Classification5 codes

G06F 11/1076
Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's: parity data used in redundant arrays of…
G11B 20/1833
Error detection or correction; Testing , e.g. of drop-outs: by adding special lists or symbols to the coded information
G06F 2211/1019
Indexing scheme relating to G06F11/1076: fast writes, i.e. signaling the host that a write is done before data is written to disk
G06F
Computing and data processing