Integrated superconducting sampling oscilloscope
AssigneeHypres, Inc.
InventorSteve R. Whiteley
Life of this patent
Estimating the term…
Loading patent…
AssigneeHypres, Inc.
InventorSteve R. Whiteley
Estimating the term…
An Integrated Superconductor Sampling Oscilloscope may include a sampling gate utilizing superconductor devices such as a Josephson junction device as well as external circuitry for producing a visual representation of an input signal responsive to the output of the sampling gate. The oscilloscope may further comprise an attenuator for receiving the input signal, a trigger recognizer comprising superconductor devices which produces a pulse signal when the input signal from the attenuator exceeds a threshold level, a hold-off gate which produces an output signal when the pulse signal from the trigger recognizer is produced concurrently with a gating event, and electrical variable delay which may comprise superconducting devices and produces a delayed pulse signal in response to an output signal by the hold-off gate and a strobe pulse generator which produces a signal to the sampling gate in response to the pulse signal from the electrical variable delay output. The result is an oscilloscope achieving a low jitter trigger from the input signal itself so as to allow viewing of the leading pulse of an input signal.
An integrated superconducting sampling oscilloscope, including a sampling gate connected to additional electronics, comprising:
An integrated superconducting sampling oscilloscope, including a sampling gate connected to additional electronics, comprising:
An integrated superconducting sampling oscilloscope, including a sampling gate connected to additional electronics, comprising:
A device for producing an output signal from an input signal at an electrically variable time delay, comprising:
A signal processor for producing two output signals from an input signal, comprising:
A signal processor for producing two output signals from one input signal in a sampling oscilloscope, the signal processor being disposed on a single chip and comprising:
Dependencies are inferred from the claim text.